

Name : irfan ullah

ID : 15431

Assignment : no 2

Subject : Digital Logic Design

Course code(CS): CSC-201

EDP Code (CS) : 1020020777

Assignment No. 3

Name : Isqun ulleh


ID : 15431

Subject : DLD


Program : BC CAS

Q11. The input waveform in figure is applied to a system of two inverters connected in series. Draw the output waveform across each inverter in proper relation to the input.

So




Q3:
 A combination of inverters is shown in Figure 02. If a low is applied to Point A determine the net output at Points E and F.



E = Low
 F = High

Q4:
 If the waveform in Figure 01 is applied at is applied to Point A in Figure 02 determine the wave forms at Points B through F.

Sol:



Q4: Deter
 AND
 shown

X =

Q5:

to
 g
 u


X₁

X

Figure
Q3


Determine the output x for a 2 input AND gate with the input waveforms shown in figure.

Sol:




is
inc

Q5: The waveforms in figure 04 are applied to points A and B of a 2-input AND gate followed by an inverter. Draw the output waveform.




Q.6: The input waveforms applied to a 3 input AND gate are as indicated in figure show the output waveform in proper relation to the inputs with a timing diagram.

Sol.




Q.7: The input waveforms applied to a 4 input AND gate are as indicated in figure. The output of the AND gate is fed to an inverter. Draw the net output waveform of this system.




3 input
figure
buffer
diagram


Q8 Determine the output for a 3 input OR gate when the input waveforms are as in and draw a timing diagram.



Q9 Repeat job a 3-input AND gate.



Q10 Repeat for a 4 input OR gate.




Q11 Show the following

A
0
0
0
0
1
1
1


Q12 For the waveforms given in A and B, ANDed with output F. D and E are ANDed with output G and C, F and G are ORed. Draw the net output waveform.

$(AB) = F$
 $(DE) = G$
 $(C + F + G) = X$





Q12 Show the truth table for a 3 input OR gate followed by an inverter.


A	B	C	$(A+B+C)$	$(A+B+C)'$
0	0	0	0	1
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	1	0
1	0	1	1	0
1	1	0	1	0
1	1	1	1	0




Q13 For the given input waveforms in determine the output for the gate shown and draw the timing diagram.




Q14 Determine the gate output for input waveforms in of and draw the timing diagram.



Q15 Determine the output waveform in figure 10




Q16 The two logic symbols shown in represent equivalent operation. The difference between the two is strictly form a functional viewpoint for the NAND symbol look the same output for the given inputs.




Q17 ~~Determine the output wave function in figure.~~


Refer Q13 for 2 input NOR gate.




Q15 Determine the output wave form in figure and draw the timing diagram.




Q16 Repeat Q15 for four input NOR gate



Q13 The NAND and the negative-OR symbols represent equivalent operations but they are functionally different for the work sheet look job at least one HIGH figure 12 will produce the same output for the given inputs.



Q14 Repeat Q5 for an exclusive OR gate



Case: $\overline{A}B + A\overline{B}$ is an exclusive
NOR gate.

