

DIGITAL LOGIC

Date ID: 12290

& DESIGN (FINAL MAJOR ASSIGNMENT)

Student Name: AAMIR SALEEM

Student ID : 12290

Session : Summer 2020 major Assignment


Subject : Digital logic & Design

Instructor: Sir Muhammad Amin

Date : 20-9-2020

Q1 Draw & explain the logic diagram for each of the following.


a) A circuit for adding or subtracting a 4-bit numbers



DLD

(b) 4-bit active low decoder.

Logic diagram:



Truth table:

C	A	B	D ₀	D ₁	D ₂	D ₃
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0


Date: 10/12/20

(c) Decimal to BCD Encoder

Ans:- Logic symbol for decimal to BCD encoder:-

Dec input.	DEC/BCD	BCD output
0		
1		
2		
3	1	
4	2	
5	4	
6	8	
7		
8		
9		

Logic Circuit for decimal to BCD encoder:-



DLD

Date: 12/29/20

Q2 For the 4-input multiplexer data inputs are given

$$D_0 = 0, D_1 = 1, D_2 = 0, D_3 = 1$$

Find output Y

a) $S_0 = 1, S_1 = 0 \Rightarrow D_2 = 0$


b) $S_0 = 0, S_1 = 1 \Rightarrow D_1 = 1$

c) $S_0 = 1, S_1 = 1 \Rightarrow D_3 = 1$

d) $S_0 = 0, S_1 = 0 \Rightarrow D_0 = 0$

Solution:- We will use 4×1 multiplexer

Block diagram:




Truth table:

S_1	S_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

Now putting given value and finding output Y

S_0	S_1	output Y	Data inputs
$S_0 = 1$	$S_1 = 0$	$Y = 0$	$D_2 = 0$
$S_0 = 0$	$S_1 = 1$	$Y = 1$	$D_1 = 1$
$S_0 = 1$	$S_1 = 1$	$Y = 0$	$D_3 = 1$
$S_0 = 0$	$S_1 = 0$	$Y = 0$	$D_0 = 0$

Q6: Draw logic & timing diagrams for 4-stage synchronous binary counter. Verify waveform of Q output -




Count 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

DLD

Q4 The waveform in fig 02 are applied to the \bar{J} , K , CLK, \overline{PRE} & \overline{CLR} input

Ans:-



Truth Table

Clicks	J	K	\overline{PRE}	\overline{CLR}	Q	When initially RESET flip-flop
1	0	1	1	1	0	Q=0, \bar{Q} =1
2	1	1	1	1	\bar{Q} =1	
3	1	0	1	1	1	J K Q
4	1	0	1	1	1	0 0 0
5	1	0	1	0	0	1 0 1
6	1	1	1	1	\bar{Q} =1	0 1 0
7	0	1	1	1	0	1 1 Toggle
8	0	1	0	1	0	
9	0	0	1	1	Q=0	
10	0	0	1	1	Q=0	
11	0	0	1	1	Q=0	

DLD

Date: 10/12/20

Q5 Use waveforms in Fig 3 to draw timing diagram for parallel outputs Q_1, Q_2, Q_3, Q_4

Ans:-


We will use series-in, parallel-out register in this case because we have 1 data input and 4 outputs

Now assuming that register is cleared to 0, 0, 0, 0

Data input = 0, 1, 1, 0

Clicks = 4

Serial Input = 0110




Clicks	Q_1	Q_2	Q_3	Q_4
1	0	0	0	0
2	1	0	0	0
3	1	1	0	0
4	0	1	1	0

P.T.O

DLD

Date: 10/12/20

Timing diagram for all outputs.



FINISH.