

	①	
Name	#	Asadstmin
ID	#	6962
Paper	#	Computer Architecture
Department	#	Computer Science
Exam	#	Summer Mid-term
Semester	#	6th
Date	#	21-08-2020

Q No 1

(a)

Ans The given below are
here some of the techniques
used to increase the speed are:

(1) Pipelining :- Pipelining enable to
processor to work simultaneously on
multiple instructions by performing
a different phase for each of multiple
instructions.

(2) Branch prediction :- Branch prediction
potentially increase the amount of
work available for the processor to
execute.

②

(3) Super scalar execution - This is the ability to issue more than one instruction in every processor clock cycle.

(b)

Ans

The speedup using a parallel processor with N processors that fully exploits the parallel position of the program is as follows:

Speedup = $\frac{\text{Time to execute a program on a single processor}}{\text{Time to execute program on } N\text{-parallel processors}}$

$$= \frac{T(1-f) + T_f}{T(1-f) + T_f / N} = \frac{1}{1-f}$$

(c)

Ans

Cache Layer:

In this layer the packet is defined as the unit of transfer and key function performed at this level is a cache coherence protocol, which deals with making sure that main memory values held in multiple cache are consistent. A typical data packets payload is a block of data being sent to or from a cache.

(d)

(3)

Ans A root complex device also referred to as a chipset or a host bridge connects the processors and memory sub systems to the PCI express switch fabric comprising one or more PCIe and PCI switch device.

PCIe links from the chipset may attached to a following devices.

(1) Switch:-

The switch manages multiple PCIe streams.

(2) PCIe end point:-

As I/O device or controller that implement PCIe such as Giga bit ethernet switch disk interface or communication controller etc.

(3) PCI or PCIe bridge:-

Allows PCI older devices to be connected to PCIe based system.

Q No 2

(a)

Ans Gordon Moore observed that the number of transistors was doubling every year on a single chip pace slowed to a doubling every 18 months in the

(4)

1970's but has substituted that gate since

- (1) The cost of computer.
- (2) The electrical path length is shortened.
- (3) Increasing operating.
- (3) The computer becomes smaller.

(b)

Ans

Similar or identical instruction sets. This

mean that program can move up but not down.

Identical operating system:

The same basic OS is available for all family members.

Increases memory sizes

Increasing the main memory size is going to family.

Increasing cost:

Its also went from lower to higher family member.

(c)

Ans

Instruction fetch:

Read instruction from its memory location into the processor.

⑤

Instruction decoding (I/D) :- Analyse instruction to determine type of operation to be performed and operands to be used.

Operand fetch :- Fetch the operand from memory or read it in form I/O.

Operand store :- Write the result into memory or out to I/O.

(d)

Ans Program :-

It is generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, or reference outside a users allowed memory spaces.

Hardware failure :-

It is generated by a failure such as power failure or memory parity error.

Timer :-

It is generated by a timer within the processor. This allow the operating system to perform certain functions on a regular basis.

I/O :-

It is generated by I/O controller

②

to signal normal completion of an operation request service from the processor.

Q No 3

(a)

Ans Cortex A:-

The cortex A and cortex A9 are application processor intended for mobile devices such as smartphones and E-book readers, digital TV home gateway etc.

Cortex-R:-

The cortex R is designed to support real time application in which the time of event need to be controlled with rapid response to events. They run at a high frequency e.g 200MHz to 800MHz.

Cortex-M:-

Cortex-M series processors have been developed primary for the microcontroller domain where the need for fast highly deterministic interrupt management is coupled with the desire for extremely possible power consumption.

(b)

Multicore:-

The use of multicore processor

This is the control logic
the traffic through the

⑦
on the same chip provides the potential to increase performance without increasing the clock rate.

MIC:

Leap in performance as well as the challenges in developing software to exploit such as a large number of cores.

GPGPU:

GPGPU Core designed to perform parallel operations on graphic data. It is used to encode and render 2D and 3D graphics.

④

Any Disabled Interrupt:

Simply mean that the processor can and will ignore that interrupt request signal.

Nested Interrupt:

It is to allow an interrupt of higher priority to cause a lower priority interrupt handler to be itself interrupted.

8

QNo 5

Ans

find CPI, Mips Rate and execution time for this program.

$$CPI = \frac{CPI}{(1 \times 46000) + (2 \times 33000) + (2 \times 16000) + (2 \times 9000)}$$

$$CPI = \frac{46000 + 66000 + 32000 + 18000}{100}$$

$$CPI = \frac{162000}{100} = 1620$$

$$\boxed{CPI = 1620} \quad \underline{\underline{Ans}}$$

$$Mips\ Rate = \frac{I}{CPI \times 10^6} = \frac{104000}{1620 \times 10^6}$$

$$= \frac{60 \times 10^6}{1620 \times 10^6}$$

$$\boxed{Mips\ Rate = 0.037} \quad \underline{\underline{Ans}}$$

Execution time

$$T = \frac{I}{(Mips\ Rate \times 10^6)}$$

$$T = \frac{104000}{(0.037 \times 10^6)}$$

$$T = \frac{104000}{37 \times 10^3}$$


$$T = \frac{104000}{37000}$$

$$T = 104 / 37$$

$$\boxed{T = 2.811} \quad \underline{\underline{Ans}}$$

Q No 4

(a)



→ JDU (Instruction decode unit) :-

The JDU is responsible for the parsing and decoding of all Z/Architecture operation codes.

→ LSU (Load store unit) :-

It is responsible for handling all type of operands access of all lengths, modes and formats.

→ XU (Transaction unit) :-

This unit translate logical address from instruction into physical addresses in the main memory.

→ Fxu (Fixed point unit) :-

The Fxu

(10)

execute fixed point arithmetic operations.

→ BFU (Binary floating point unit): -

BFU handles all binary and hexadecimal floating point operations. ^{The}

→ DFU (Decimal floating point unit): -

The DFU handles both fixed point and floating point operations on numbers that are stored as decimal digits.

→ RU (Recovery Units): -

The RU keeps a copy of complete state of the system that include all registers.

→ COP (Dedicated Co-processor): -

The COP is responsible for data compression and encryption function for each case.

→ I-cache:

This is the 64 kb L1 instruction cache allowing the IFU to prefetch instruction before they are needed

→ L2 cache:

This is the control logic that manages the traffic through the

(11)

Instruction fetch -

(1)

two L2 cache.

- Data L2 : 1 MB L2 cache for all memory traffic other than instructions
- Inst L2 : 1 Mb instruction cache

(b)

IAS instructions or operations:

- (1) data transfer - Move data between MEM & ALU or two ALUs registers
- (2) Unconditional branch - branch to some location unconditionally execution may not be sequential in this case.
- (3) Arithmetic - ALU operations
- (4) Address modify - Addresses in the an instruction can be modified.