

Name

Mazhar

Saleem

Id

14455

dept

Bscs

①

Give detail answer to each of the following.

a) Discuss different types of semiconductor memories in detail.

Ans There are various types of semiconductor memories

⇒ The Most Common is referred to as RAM (Random Access Memory). Most types have the property of Random Access Memory which means that it takes the same amount of time to access any memory location.

Here is the table of Semiconductor Memory types

Memory type	Category	Erasable	write mechanism	Volatility
RAM (random memory)	Read/write memory	Electricity Byte level	Electrically	Volatile
ROM PROM EPROM	Read only Memory	Not Possible UV light chip level	Masks	
FERROM Flash memory.	Read mostly Memory	Electrically Byte level Electrically block level	Electrically	Non Volatile

b Explain the read write operation for the SRAM cell Using diagram

Ans Read Operation:-

In SRAM, for only operation to be performed, the ~~read~~ word line should be high. To perform read operation, initially.

Write Operation:-

Consider the memory bits consists of $Q = 0$ and $Q' = 1$.


C Explain the read and write operation for the DRAM cell using diagram.

Ans Read operation:-

When the address line is selected, the transistor turns on and the charge stored on the capacitor is fed out into a bit line & to a sense amplifier. It compares the capacitor voltage to a reference value & determines if the cell contains a logic 1 or a logic 0.


Write operation:-

A voltage signal is applied to a bit line. a high voltage represents 1 & a low represents 0.



(4)

d) Discuss 16-Mbit DRAM (4Mx4) organization Using diagram




Typical 16-Mbit DRAM (4Mx4)

Because only 4 bits are read/written to this DRAM, there must be multiple DRAMs connected to the memory controller to read/write a word of data to the bus.

All the DRAMs require a refresh operation. A simple technique for refreshing is in effect, to disable the DRAM chip while all data cells are refreshed. The refresh counter steps through all of the row values. This causes each cell in row to be refreshed.


(6)



Q1 Discuss 1MB (256K x 4 x 8Bit) memory organization using diagram.

The possible organization is of a memory consisting of $1M$ word by 8 bits per word. In this case we have four columns of chips, each column containing $256K$ words arranged.

f) Explain Hamming SEC-DEC Code Using Venn diagrams.



Hamming SEC-DEC code.

With 1 bit per-chip organization, an SEC-DEC code is generally considered adequate e.g. the IBM 30xx implementations used an 8-bit SEC-DEC code for each 64 bits of data in main memory. The size of

main memory is actually about 12% larger than is apparent to the user. The Vax computer used a 7-bit SEC-DEC for each 32 bits of memory, for a 22% overhead.

g) How is Syndrome for the Hamming Code interpreted?

Answer Syndrome for Hamming Code interpreted as follows.

→ If Syndrome contain all 0s, no error has been detected.

→ If Syndrome contain one and only one bit set to 1, then an error has occurred in one of the 4 check bit. No correction is needed.

→ If Syndrome contain more than 1 bit set to 1, then the numerical value of the Syndrome indicates the position of the data bit in error. The data bit is inverted for correction.

Q2 Differentiate each of the following -

a) DRAM and SRAM.

DRAM

- DRAM is more dense and less expensive
- DRAM requires the supporting refresh circuitry
- DRAM are normal in speed
- DRAM is used for main memory

SRAM

- SRAM is expensive
- SRAM does not require any refresh circuitry
- SRAM are faster in speed than DRAM.
- SRAM is used for cache memory

EEPROM and flash memory

EEPROM

- EEPROM devices can erase any byte of memory at any time
- EEPROM uses NOR type memory
- EEPROM is byte wise erasable

Flash Memory

- Flash Memory can only erase an entire chunk, or sector of memory at a time
- Flash memory uses NAND type memory.
- Flash is block wise erasable.

c) Hard failure and soft error in Semiconductor memories.

Ans. A Hard failure is a permanent physical defect ~~cannot~~ so that is the memory cell or cells affected cannot reliably store data but become stuck at 0 and 1. Hard error can be caused by harsh environmental abuse, manufacturing defects and wear.

Where as

Soft error is a random, non-destructive event that alters the contents of one or more memory cells without damaging the memory. Soft errors can be caused by power supply problems or alpha particles.