


Name Farkhanda Jabeen.

Id 14725

Subject Computer Architecture

Semester. Bs(cs) 4th



IDU:-

IDU is fed from the IFU buffers

LSU:-

Responsible for handling all types of operand.

~~LSU~~:-

Translate logical Address into physical Addresses in main memory.

FXU:-

Execute fixed point arithmetic operation.

BFU:-

Handles all binary and hexadecimal floating operations.

DFU:-

Handles both fixed & floating operations.

ISU:-

Determine the sequence in which instruction are executed.

IFU:-

Logic for fetching instructions.

RU:-

Keep a copy of the complete state of system.

Cop:-

Responsible for Data Compression & encryption.

I-cache

64-KB L<sub>1</sub> instruction code.

L<sub>2</sub> control:-

Manages the traffic through L<sub>2</sub> Cache.

Data L<sub>2</sub>:-

1-MB L<sub>2</sub> data cache for all memory traffic.

Inst - L<sub>2</sub>

1-MB L<sub>2</sub> instruction cache.

## Part (b)

### IAS Operation:-

The IAS operates by repeatedly performing an instruction cycle.

Each instruction cycle consists of the two subcycles.

- i) Fetch cycle
- ii) Execute cycle

### Fetch cycle:-

During fetch cycle the op code of the next instruction is loaded into the IR & the address portion is loaded into the MAR.

### Execute cycle:-

Control circuitry interprets the op code & executes the instruction by sending out the appropriate control signals out ~~the~~ to cause data to be moved.

## Part (c)

Embedded system

## Part (C)

### Embedded System:-

The embedded system is a computer system - a combination of computer processor, computer memory, and input/output peripheral.

### Examples:-

- \* Digital cameras.
- \* Cell phone
- \* Computer.

## Part (D)

### Desktop Applications:

- + Image processing
- + Multimedia authoring.
- + Simulation modeling
- + Video Conferencing
- + Voice and video annotation of files.
- + Three dimensional rendering.

## Part (E)

### Techniques:

The techniques used in contemporary processors to increase speeds are following.

- + Pipelining
- \* Branch Prediction
- # Data flow analysis
- \* Speculative execution.
- \* Superscalar execution.

Part (F)

Problems due to Increase in Clock Speed:-  
 following are the problems.

Power:-

When density of logic and clock speed on a chip increase, the power density increases also dissipated the heat.

RC delay:-

The speed of electron at which electrons can flow b/w transistors is limited by resistance of the metal wires, specifically delay increases as the RC product increases.

Memory latency:-

Memory access speed (latency) and transfer speed (throughput) lag processor speeds.

## Part (G)

### Amdahl's Law.

The speedup using parallel processor with  $N$  processors that fully exploits the parallel portion of the programs as follows.

Speedup = Time to execute program on a single processor / time to execute program on  $N$  parallel processors.

$$= T(1-f) + fT/N = 1(1-f) + f/N.$$

## Part (H)

### Multicore, MIC and GPUs

#### Multicore:-

- + The use of multiple processor on the same chip provides the potential to increase performance without increasing the clock rate.
- + With two processors larger caches are justified.
- + As caches became larger it made performance sense to create two and then three levels of cache on a chip.

## MIC:-

Leap in a performance as well as the challenges in developing software to exploit such a large number of cores

- \* The multicore and MIC Strategy involves a homogenous collection of general purpose processors on a single chip.

## GPUs:-

- \* Core designed to perform parallel operations on graphics data.

- \* Traditionally found on a plug in graphics card, it is used to encode and render 2D & 3D graphics as well as process video.

- \* Used as vector processors for a variety of applications that require repetitive computations.



## Part (I)

Quick path interconnect (QPI)  
protocol layers:-

In this layer the packet is defined as the unit of transfer, one key function performed at this level is cache coherency protocol, which deals with making sure that main memory values held in multiple cache are consistent.

## Part (J)

Physical & Logical architecture  
of PCIe:-

A root complex device, also referred to as the chip set or a host bridge, connects the processor and the memory subsystem to the PCI express switch - fabric comprising one or more PCIe and PCIe switch devices.

Write a detailed note on each of the following.

A. Main Structural Components of Computer:-  
There are four main structural components.

Similar identical instruction set:-

\* CPU:-

Control the operation of the computer & performs its data processing functions, often simply referred to as processor.

\* Main memory:-

Stores data.

\* Input/output:-

Moves the data between the computer & its external movement.

\* System Interconnection:-

Some mechanism that provides for communication among CPU, main memory & I/O.

## b. Key characteristic of a planned computer family.

→ Similar or identical instruction set:-

In some cases the lower end of the family has an instruction set that is a subset of that of the top end of the family. It means program can move up.

→ Similar or identical operating system:-

The same basic operating system is available for all family members.

→ Increasing speed:-

The rate of instruction execution increases in going from lower to higher family members.

→ Increasing memory size:-

The memory size increase from lower to higher.

→ Increasing cost:-

At a given point in a time, the cost of a system increases in going from lower to higher family members.

## C. Stored program Computer:

A fundamental design approach first implemented in the IAS computer is known as the first stored program concept. This idea is usually attributed to the mathematician John von Neumann.

In 1946, von Neuman & his colleagues began the design of a new stored program computer. Which consists.

- + A main memory which stores both data & instructions.
- + An arithmetic and logic unit (ALU) capable of operating on binary data.

## d. Moore's Law:-

The famous Moore's law observed that the number of transistors that could be put on a single chip was doubling every year. The pace slowed to a doubling every 18 months in the 1970s but has sustained that rate ever since.

- \* The consequence of Moore's law are profound.
- + There is a reduction in power requirement.
- \* With more circuitry on each chip there are fewer interchip connections.
- \* The computer become smaller, making it more convenient to place in a variety of environments.

e. Instruction Cycle State diagram:-

The states in instruction cycle can be described as follow.

\* Instruction address Calculation (IAC)

Determine the address of the next instruction to be executed.

\* Instruction fetch (If)

Read instruction from its memory location into the processor.

\* Instruction operating decoding:-

Determine the type of operation to be performed & operand(s) to be used.

\* Operand fetch (Op):-

Fetch the operand from memory or read it in form I/O.

\* Data operation:-

Perform the operation indicated in the instruction.

\* Operand Store (Os)

Write the result into memory or out of to I/O.

## f. Classes of interrupts:-

It is generated by some condition that occurs as a result of an instruction execution, such as automatic overflow, division by zero, attempt to execute an illegal machine instruction.

### \* Timer:-

This allows the operating system to perform certain function on a regular basis.

### \* I/O:-

Its generated by an I/O controller to signal normal completion of an operation request service from the processor, or to signal a variety of error condition.

## G. Bus Interconnection Scheme:-

A system bus consists, typically of from about fifty to hundreds of separate lines. The lines can be classified into three functional groups data, address & control lines.

### \* Data lines:-

The data lines provide a path for moving data among system module called data bus.

\* Address lines :-

The address lines are used to designate the source or destination of the data on the data bus.

\* Control lines :-

The control lines are used to control the access to & the used of the data & address lines. Because the address & the data lines are shared by all components.

Control lines include :-

Memory write, I/O write, Bus request, Bus grant, Clock & reset etc.

Differentiate each of the following.

A. Computer organization and Computer architecture.

Computer architecture	Computer organization.
i) Architecture describes what the computer does.	Organization describe how it does it.
ii) Computer architecture deals with function behaviour of computer system.	Computer organization deals with the structural relationship.
iii) Architecture indicates its hardware.	Organization indicates its performance.

b RISC and CISC

RISC	CISC
i) The original microprocessor ISA.	Redesigned ISA that emerge in the early 1980s.
ii) Instructions can take several clock cycles.	Single cycle instructions.
iii) More efficient use of RAM.	Heavy use of RAM.
iv) Large number instructions.	Small number of fixed-length instructions.
v) Composed Addressing modes.	Limited Addressing modes.



## c Microprocessor and Micro controller.

Microprocessor	Microcontroller
i) Microprocessor is a heart of Computer System.	Microcontroller is a heart of embedded system.
ii) Since memory and I/O has to be connected externally the circuit becomes large.	Since memory and I/O are present internally, the circuit is small.
iii) Cost of the entire system increases.	Cost of entire system is low.
iv) Used in personal Computers.	Used in washing machine, MP3 players.

## D Cortex-A, Cortex-R, Cortex-M

D -	Cortex-A	Cortex-R	Cortex-M
Architecture profile	ARMv7-A ARMv8-A	ARMv7-R ARMv8-R	ARMv7-M ARMv8-M
Instruction set	32-bit/64bit	32-bit	32-bit
Interrupts	Software managed	Determined software managed	Hardware managed
Operating system support	Rich OS/RTOS	RTOS	RTOS
Example processors	Cortex-A7 Cortex-A35	Cortex-R8 Cortex-R52	Cortex-M7 Cortex-M33

e. Program flow of Control without Interrupt and with interrupt.

Interrupt	Without Interrupt
In the interrupt cycle the processor check to see if anyone interrupts have occurred, indicate by the presence of an interrupt signal.	If no interrupts are pending, the processor proceeds to the fetch cycle and fetches the next instruction of the current program.

f. Disabled interrupt and nested interrupt processing.

Disabled Interrupt	Nested Interrupt
Simply means that the processor can and will ignore that interrupt request signal. If an interrupt occurs during this time, it generally remains pending and will be checked by the processor after the processor has enabled interrupts.	To allow an interrupt of higher priority to cause a lower-priority interrupt handler to be interrupted. A user program begins at $t=0$ . At $t=10$ a printer interrupts occurs, user information is placed on the system stack and execution continues at a printer interrupt service routine while this routine is still executing at $t=15$ a communication interrupts occurs.

# g. Programming in hardware & programming in software.

## Hardware

→ The 'program' is in the form of hardware and is termed a hardware program

→ Suppose we construct a general-purpose configuration of arithmetic and logic functions. This set of hardware will perform various functions on data depending on control signals applied to the hardware. In the original use of customized hardware the system accepts data & produces results.

## Software

The new method of programming which is a sequence of codes or instructions is called software programming.

In this method programming is much easier instead of rewiring the hardware for each new program, all we need to do is provide a new sequence of codes. Each code is, in effect, an instruction and part of hardware interprets each instruction and part of hardware interprets each instruction and generates control signals.

Q4(A)

Q4) Here is a simple way to understand this problem.

contents are divided up into two 5 bit instructions LH & RH

LH instruction = 010FA

opcode = 01

address = 0FA

RH instruction = 210FB

opcode = 21

address = 0FB

Since this is hexadecimal form we have to convert the number to binary form. (Use the IAS instruction set)

LH instruction:

01 = 00000001 - Load  $M(n)$

$M(n)$  refer to the memory address location 0FA

The first 5 bits of 0FA should read - Load  $M(0FA)$

RH instruction:

21 = 00100001 - STORE  $M(n)$

$M(n)$  refer to the memory address location 0FB

The second 5 bits of 0FA should read - STORE  $M(0FB)$

Finally the assembly language code

at 08A 010FA 210FB is

LOAD  $M(0FA)$

STORE  $M(0FB)$

2 Here is a simple way to understand this problem.

contents are divided up into two 5 Bits instruction LH & RH

LH instruction = 01 0FA

Opcode = 01

address = 0FA

RH instruction = 0F 08D

Opcode = 0F

address = 08D

Since this is in hexadecimal from you have to convert the number to binary form. (use the IAS instruction set)

LH instruction:

01 = 00000001 = Load  $M(n)$

$M(n)$  refers to the memory address location 08D

The first 5 bits of 08B should read - Jump + m (08D.0:19)

Finally the assembly language for 08B 010FA0F08D is Load  $M(0FA)$  Jump + m (08D.0:19)

3 Here is a simple way to understand this problem:

Contents are divided up into 5 bits instruction LH & RA

LH instruction = 020 FA

opcode = 02

address = 0FA

RA instruction = 210FB

opcode = 21

address = 0FB

Since this is in hexadecimal from you have to convert the numbers to binary form.

(Use the IAS instruction set)

LH instruction.

02 = 00000010 - Load - M(n)

M(n) refers to the memory address location 0FA

The first 5 bits of 08C should read - load - M(0FA)

RA instruction.

21 = 00100001 - STOP M(n)

M(n) refers to the memory address location 0FB

The second 5 bits of 08C should read - STOP M(0FB)

Finally the assembly language code for 08C 020FA21 0FB is

load M(0FA)

STOP M(0FB)

B Explain this programme does.

1 In 08A address The  $M(0FA)$  transfer to the accumulator & transfer contents of accumulator to memory location 0FB.

2 In 08B address The  $M(0FA)$  transfer to the accumulator & take next instruction from left half of  $M(08D)$

3 In 08C address The  $M(0FA)$  transfer to the accumulator & transfer contents of accumulator to memory location 0EB.

## Part (b)

(a) Opcode = 00000001  
Operand = 00000000010

(b) In the beginning, the CPU have to fetch the instruction from the memory. Then, the instruction will include the address of the data which is required to load. Through the execution time, the memory will be accessed in that time to load the data contents which is located at that address for a total of two trips to memory.



C.  
Effective CPI:-

$$CPI = \frac{(1 * 46000) + (2 * 33000) + (2 * 16000) + (2 * 9000)}{100}$$

$$CPI = 162000 / 100$$

$$CPI = 1620.$$

MIPS rate:-

$$MIPS \text{ rate } = 60 \text{ MHz} / 1620 * 10^6$$

$$MIPS \text{ rate} = 60 * 10^6 / 1620 * 10^6$$

$$MIPS \text{ rate} = 60 / 1620$$

$$MIPS \text{ rate} = 0.037$$

Execution time:-

$$T = I_c / (MIPS * 10^6)$$

$$T = 104000 / (0.37 * 10^6)$$

$$T = 104000 / 37 * 10^3$$

$$T = 2811 * 10^{-3}$$

$$T = 2.811 \text{ sec.}$$

d. Since we have the same instruction mix, that means the additional instructions for each task could be allocated appropriately between the instruction types. Therefore the following table be gotten.

Instruction type	CPI	Instruction Mix
Arithmetic & logic	1	60%
Load/store with each hit	2	18%
Branch	4	12%
memory reference with cache miss	12	10%

The average CPI =  $(1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$ . Therefore the CPI has been increased since the time for memory access is also increased.

b.  $MIPs = 2100 / 2.64 = 152$ . There is a corresponding drop in the MIPs rate.

c. The speedup factors equals to the ratio of the execution times. The execution time is calculated as the following.

$$T = 1c / (MIPs * 106)$$

For the one processor,  $T_1 = (2^* 10^6) / (178^* 10^6)$   
 $= 1.1 \text{ms}$ .

for the 8 processors, each processor executes  $1/8$  of the 2 million instructions plus the 25,000.

$$T_8 = 2^* 10^6 \div 8 + 0.025^* 10^6 / 15^* 10^6$$

$$T_8 = 1.8 \text{ms}$$

Therefore we have .

Speedup = Time to execute program on a single processor / Time to execute program on  $N$  parallel processors.

$$\text{Speedup} = 1.1 / 1.8$$

$$\text{Speedup} = 6.11$$

d. By depending on the information. It is not obvious how to quantify this effect in Amdahl's equation. Therefore it is supposed that the fraction of code which is parallelizable is  $f < 1$ , then Amdahl's law decreases to  $\text{Speedup} = N \cdot f$ . Therefore the actual speedup ~~is~~ is only about 75% of the theoretical speedup.

## Part (e)

e. (a) The PC contains 300, the address of the first instruction. This value is loaded into the MAR. (b) The value in location 300 (which is the instruction with the value 1940 in hexadecimal) is loaded into the MBR & the PC is incremented. The two steps can be done in parallel. (c) The value in the MBR is loaded into the IR.

2. (a) The address portion of the IR (940) is loaded into the MAR. (b) The value in location 940 is loaded into the MBR. (c) The value in the MBR is loaded into the AC.

3. (a) The value in the PC (301) is loaded into the MAR. (b) The value in location 301 (which is the instruction with the value 5941) is loaded into the MBR & PC is incremented. (c) The value in the MBR is loaded into the IR.

2. (a) The address portion of IR (941) is loaded into the MAR. (b) The value in location 941 is loaded into MBR. (c) The old value of the AC & the value of location MBR are added & the result is stored in the AC.

5. The value in the PC (302) is loaded into the MAR. b. The value in location 302 (which is the instruction with the value 2941) is loaded into the MBR & the PC is incremented. c. The value in the MBR is loaded into the IR.
6. The address portion of the IR (941) is loaded into MAR. b. The value in the AC is loaded into MBR. c. The value in the MBR is stored in location 941.

5.

Ans A:  $2^{24} = 16 \text{ MBytes}$ .

b:- (1) if the address bus is 32 bits the whole addressed can be transferred at once & decoded in the memory. However, because the data bus is only 16 bits, it will require 2 cycles to fetch a 32-bit instruction or operand.

2) The 16 bit of the address placed on the address bus can't access the whole memory thus a more complex memory interface control is needed to latch the first part of the address & then the second part.

c. The program counter must be at least 24 bits. Typically a 32-bit microprocessor will have a 32 bit external address bus & a 32 bit program counter. Unless on chip segment registers are used that may work with a smaller program counter. If the instruction register is to contain the whole instruction it will have to be 32-bits long. If it will contain only the op code (called the op code registers) then it will have to be 8 bits long.

9. Part (G)

Ans. A bus cycle take  $0.25 \mu s$  so a memory cycle take  $1 \mu s$ . If both operand are even aligned it take  $2 \mu s$  to fetch the two operands. If one is odd-aligned, the time required is  $3 \mu s$ . If both are odd-aligned the time required is  $4 \mu s$ .