

Name: Muhammad Ali Khan

Reg No: 16550

Final Paper: DLD

Instructor: Muhammad Amin

Note:- Attempt all questions.

(3)

Q1. Draw the logic circuit using the input (A, B, C, D) and output (X) waveform in figure.

Ans Solution:-


The output expression waveform X for the circuit is developed in figure 5.35. The SOP form infers that the output is HIGH when A is low and C is high when B is Low and C is High or when C is Low and D is High.

P.T.O.



Q1 Diagram

(4)



$$X = (\overline{A+B})C + C\bar{D} = (\bar{A} + \bar{B})C + C\bar{D} + AC + \bar{B}C + \bar{C}D$$

Q9. For the 4 input multiplexer, data inputs are given as.

$$D_0 = 0, D_1 = 1, D_2 = 0, D_3 = 1$$

Find the output Y if the select inputs are given as.

- (a) $S_0 = 1, S_1 = 0$
- (b) $S_0 = 0, S_1 = 1$
- (c) $S_0 = 1, S_1 = 1$
- (d) $S_0 = 0, S_1 = 0$

(a) $S_0 = 1, S_1 = 0$

In case of 4x1 multiplexer when $S_0 = 0$ and $S_1 = 0$ then the output is D_0

S_0	S_1	Output
0	0	D_0

So output is 0.

(b) $S_0 = 0, S_1 = 1$

S_0	S_1	output
0	1	D_1

So output is 1 as $A = 1$
Scanned with CamScanner
Muhammad Ali Khan
16550

Ⓒ $S_0 = 1, S_1 = 1$

S_0	S_1	output
1	1	D_2

So the output is $D_2 = 0$


Ⓓ $S_0 = 0, S_1 = 0$

S_0	S_1	output
1	0	D_2

So the output is $D_2 = 1$

Q3: For the circuit in figure 02, assume the 00 inputs are Add/Subt = 1, $A = 1010$, and $B = 1101$. what is the output?

Ans The output of the circuit is:



Q4: Determine the $A=B$, $A>B$, and $A<B$ outputs for the inputs numbers shown on the comparator.


Ans. Solution:

The number on the A inputs is 0110 and the number on the B inputs is 0011. The $A>B$ output is HIGH and the other outputs are Low.


Q5. Show the logic required to convert a 4-bit gray code to binary and use that logic to convert the following gray code words to binary 1011.

Ans. The logic to convert gray to binary is shown below.


1011 → gray code.



Binary = 1101




Question No 6



This consists of four AND gates. The binary 2 input A & B are decoded into one of 4 outputs, hence description of 2-to 4-binary decoder.

Q3 Draw and explain the logic diagram for frequency divider (use 3 J-K flip-flop) assume 16 kHz frequency of the initial waveform



initial waveform (frequency output) f_0 .



We used three frequencies divider (3 Toggle JK flip flops circuit). Initial waveform is of 16 kHz and output from first toggle flip flop (frequency divider) is 8 kHz and so on. At the last frequency is 2 kHz.

Muhammad Ali #16550


Q8:- Determine the Q waveform relative to the clock

if the signals shown in Figure 04 are applied to the inputs of the J-K flip-flop. Assume that Q is initially Low.

Ans:-




Question No 9



Name : Muhammad Ali Khan

16650

4-bit Synchronous Counter Waveform



Because this 4-bit synchronous counter counts sequentially on every clock pulse the resulting output count updates from 0 (0000) to 15 (1111). Therefore, this type of counter is also known as 4-bit synchronous up counter.

However, we can easily construct a bit 4-bit synchronous counter by connecting