
Student Details

Name: khalid khan

Student ID: 13880

Q 1.	Design an area efficient layout diagram for the CMOS logic shown below $F = AB + (CD)E$
Q 2.	Give the subsystem design considerations of a four-bit adder.
Q 3.	Discuss the VLSI design issues and design trends. Explain with neat diagram, simple parity check code.
Q 4	Does the inverter with a lower VOL always have the shorter high-to-low switching time? Justify your answer.
Q 5.	Design 8×1 MUX using two 4:1 MUX and one 2:1 MUX along with its diagram. Implement 8×1 multiplexer in VHDL using structural modelling style. GOOD LUCK

Name = Khalid Khan Page = 1 13880


Q No-1

Design an area efficient layout for the CMOS shown below

$$F = AB + (C \cdot D) E$$

N = • Series
+ Parallel
P = • Parallel
+ Series


$$F = A \cdot B + (C \cdot D) E$$



Q.2) Give the subsystem design consideration of a four-bit adder

Ans:→

design subsystem design consideration



Name = Khalid Khan Page = 3 13880

=> Design 4-bit adder

INPUTS			OUTPUTS	
A _K	B _K	C _{K-1}	S _K	C _K
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

Subsystem design Considerations
of a four bit adder

we are explain by
Through table

Q 3 Discuss the VLSI design issues and design trends

Ans =>

VLSI design issues

=> Realize a given specification on silicon optimizing the following features

- (1) Speed
- (2) Testability
- (3) design time
- (4) Power dissipation
- (5) Area

These five issues I discuss in VLSI design

=> VLSI design trends

P.T.O →


VLSI design trends

There are many trends in VLSI design

- => processor,
- => memory
- => I/O devices
- => computer hardware
- => Computer software
- => Telecommunications
- => Data bases
- => ware houses etc.

Q (B)
(3)

Explain with neat diagram, Simple Parity Code.



Q 4


Ans: \Rightarrow

The inverter have always lower limit of power depends on the sum of the threshold voltage of the NMOS and V_{DD}

- * Logic function is implemented by pull-down network only
- * Full Swing output voltage and $V_{OH} = V_{DD}$
- * Non-saturated
- * Faster switching speeds.

Q5

Q



8x1

Truth table


S_2	S_1	S_0	out put
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

4x1

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

2x1

S_1	S_0	Y
0	0	I_0
0	1	I_1



Khalid

Page 11

13880

8x1 MUT By VD2 Method

$$I_0 = S_2 \quad S_1 \quad S_0$$

$$I_1 = S_2 \quad S_1 \quad S_0$$

$$I_2 = S_2 \quad S_1 \quad S_0$$

$$I_3 = S_2 \quad S_1 \quad S_0$$

$$I_4 = S_2 \quad S_1 \quad S_0$$

$$I_5 = S_2 \quad S_1 \quad S_0$$

$$I_6 = S_2 \quad S_1 \quad S_0$$

$$I_7 = S_2 \quad S_1 \quad S_0$$