

(7)

15066

Name : HAMEED KHAN

Department : BSC(CS)

Semester : 4th

(11) H : 15066

Assignment No : ~~27~~ Chapter # ~~2~~ 3

Subject : Computer Architecture

Submitted To : Muhammael Amin Siv

Dated : 8th April 2020

15066

(1)

(D-1)

"A"

1. The first to disable interrupts while an interrupt is being processed. A disabled interrupt simply means that processor can and will ignore that interrupt request signal. The drawback to the preceding approach is that it does not take into account

relative priority or time-critical needs.

2. A second approach is to define priorities for interrupts and to allow an interrupt of higher priority interrupt handler to be itself interrupted.

"B"

The types of exchanges that are needed by indicating the major forms of input and output for modules are:

• Memory to processor:

The processor reads an instruction or unit data from memory.

• Processor to memory:-

The processor writes a unit data memory.

• I/O to processor:

The processor read data from an I/O device

• I/O to or from memory;

for these two case an I/O module is allowed to exchange data directly with memory without going through the processor using

2

15066

direct memory access
"C"

① PI protocol Layer:

In this layer the packet is defined as the unit of transfer. one key function performed at this level is a cache are consistent. A typical data packet payload is a block of data being sent to or from a Cache.

"D"

Physical and Logical Architecture of PCIe:

A root complex device also referred to as a Chipset or a host bridge connects the processor and memory subsystem to the EPT PCI Express Switch fabric comprising one or more PCIe and PCIe Switch device.

- **Switch:** The Switch manages multiplexes PCIe Stream.
- **PCIe endpoint:**

An I/O device or controller that implements PCIe such as a Gigabit Ethernet Switch, a graphics or video controller disk or communication controller.

Allows other PCIe devices to be connected to PCIe-based systems.

(3)

15066

(2)

(A) Instruction cycle:

The processing required for a single instruction is called an instruction cycle.

Using the simplified two-step description given previously the instruction cycle is depicted. Some of sort of unrecoverable error occurs, or a program instruction that halts the computer is encountered.

"B"

Instruction cycle state Diagram:

The instructions of state can cycle can be described as follows.

→ (iocl): Determine the address of the previous of instruction usually this involves adding a fixed number to the address of the previous instruction.

→ Instruction fetch:

Read instruction from its memory location into the processor

→ ioad: Analyze instruction to determine type of an operand in memory or available via I/O then determine the address of operand.

→ operand fetch: operand fetch from memory or read it in from I/O

→ Data operation: perform the operation indicated in the instruction of them.

→ operand store: write the result into memory or out to I/O

(4)
"C"

15066

Ans: Classes of interrupts:

i. program:

It is generated by some conditions that occur as a result of an instruction execution, such as an arithmetic overflow division by zero attempt to execute an illegal machine instruction access allowed or memory space.

ii **Timer:** It is generated by a timer within the processor. This allows the operating system to perform certain operations on a regular basis.

iii :- I/O

iv :- ~~to~~ **hardware failure:** It is generated by a failure such as power failure or memory parity error.

Ans
"D"

Bus Interconnection Scheme: The most common computer interconnection structures are based on the use of one or more system buses.

(a) Data line: The data lines provide a path for moving data among system modules called data bus.

(b) Address lines: The address lines are used to designate the source or destination of data in data bus. The width of the address bus determines the maximum possible memory of system.

(c) Control lines: The control lines are used to

(5)

to control the access to and the use of the data and address lines. Because the data and address lines are shared by all components.

Typical control lines include:

Memory write, Memory read, write / read, Transfer Ack, Bus request, Bus grant, interrupt request, interrupt Ack, Clock and Reset.

(13) "A"

Programming in Hardware:

The program hardware is in the form of hardware and is termed a hardware program.

Suppose we construct a general-purpose configuration of arithmetic and logic functions. This set of a hardware will perform various functions depending on control signals applied to the hardware.

Programming in software:

The new method programming which is a sequence of codes or instructions is called software programming.

"B"

Program flow of control without interrupt and with with interrupt:-

* In the interrupt codes with processor check to see if any interrupts have occurred indicated by the presence of an interrupt signal.

(6)

* If no interrupts are pending the processor proceeds to the fetch cycle and fetches the next or instruction of the current program.

"C"

Disabled interrupt and nested interrupt processing

* A disabled interrupt simply means that the processor can and will ignore the interrupt request signal. If an interrupt occurs during this time is generally remains pending and will be checked by the processor after the enable interrupts.

* A nested interrupt is to allow an interrupt of higher priority to cause a low priority interrupt occurs information is placed on the system stack and execution begins at $t=0$. At $t=10$ a printer interrupt. while the routine is still executing at $t=15$ a communication interrupt occurs.

(24)

"A"

AM

memory (contents in hex): 3005; 301: 5940; 302
Step 1: 3005 \rightarrow IR; step 2: 3 \rightarrow AC; step 3:
5940 \rightarrow IR; step 4: $3+2=5 \rightarrow$ AC
step 5: 7006 \rightarrow IR; step 6: AC \rightarrow Device 6

"B"

1 a. The PC contains 3005, the address of the first instruction. This value is loaded in to the

2 bytes Transfer rate.

(7)

15066

MAR. b. The value in location 300 (which is the instruction) with the value (1840) in hexadecimal) is loaded into the MBR. is loaded into the IR.

(2) a. address portion of the IR (940) is loaded into the MAR. b. The value in location is (940) is loaded into the MBR. and AC.

(3) a. The value in the PC (301) is loaded into the MAR. b. The value in location 301 (which is the instruction) with value (5941) is loaded into the MBR is loaded into the IR.

(4) a. The address portion of IR is (941) is loaded into the MAR. b. The value in location (941) is loaded into the (MBR) c. The old value of the AC and the value of location MBR are added into the result stored in the AC.

(5) a. The value in the PC (302) is loaded into the MAR. b. The value in location 302 which is the instruction with the value (2941) is loaded into the MBR. in IR.

(6) a. The address portion of the IR (941) is loaded into the MAR. b. The value in AC is loaded into the MBR. c. The value in the MBR is loaded stored in location (941).

8

15066

"C"

a. $2^{24} = 16 \text{ MBytes}$

b. (1) If the local address bus is 32 bits the whole address can be transferred at once and decoded in memory however because the data bus is only 16 bits, it will require 2 cycles to fetch a 32 bit instruction or operand.

(2) The 16 bits of address placed address bus can't access the whole memory. This a more complex memory interface control is needed to latch the first part of the address and then the second part.

(c). The program counter must be at least 24 bits. Typically a 32 bit microprocessor will have a 32-bit external address bus and a 32-bit program counter (in-chip). Segment register are used that may work and now it will then it will have to be 8 bits long.

"D"

Ans:-

clock cycle =

$$1 = 125 \text{ ns} \quad 8 \text{ MHz Bus cycle} = 4 \times 125 \text{ ns} = 500 \text{ ns}$$

2 bytes transferred every 500 ns, thus transfer rate.

9

15066

4 MBytes/sec

Doubling the frequency may mean adopting a new chip manufacturing technology (assuming each instructions will have the same number of clock cycles): doubling the external data bus mean wider (maybe never) on chip data bus drivers/latches and modifications to the bus control logic in the first case the speed of the memory chips will also need to double microprocessor in the second case the wordlength of the memory will have to double to be able to send/receive 32 bit quantities.

"E"

(a) During a single bus cycle, the 8-bit microprocessor transfers one byte while the 16-bit microprocessor transfer two bytes. The 16 bit microprocessor has twice the data transfer rate.

(b) Suppose we do 100 transfer two bytes operation and instruction of which 50 are one byte long and are two byte long. The 8 bit microprocessor takes $50 + (2 \times 16) \times 50 = 150$ bus cycles for the transfer the 16-bit microprocessor require $50 + 50$ bus cycles thus the data transfer rate differ by a factor of 1.5.

(10)

15066


A bus

"F"

A bus cycles takes $0.25 \mu s$, so a memory cycles takes $1 \mu s$. If both operands are even aligned it takes $2 \mu s$ to fetch the two operands. If one is odd-aligned the time required is $3 \mu s$. If both are odd-aligned the time required is $4 \mu s$.

"G"

Consider a mix of 100 instructions and operands. on average they consist of 20% 32-bit items 40% 16-bit items and 40% 8-bit. The number of bus cycles required for the 16-bit microprocessor is $(2 \times 20) + 40 + 40 = 120$ for the 32-bit microprocessor the number required is 100. This amount to an improvement of $20/120$ or about 17%.



~~He Fred~~

- (1) is loaded
 - in AC is loaded
 - The value in the MBR is loaded
 (location 1941).