

Name # Kamran Khan

ID # 6990

Semester # 6<sup>th</sup>

Subject # VLSI Technology

Submitted to #

Engg. Zulqarnain

Department # Electrical

(Pg 1)

Kamran # ID# 6990

(QNO 1)

Design an area efficient layout for the CMOS shown below


$$F = AB + (C)E$$

#

NF = • Series  
 + Parallel

P = • Parallel  
 + Series

$$F = AB + C(C \cdot D)E$$






(198)

Kamran#ID 6990

(Q2) Give the subsystem design consideration of a four bit adder!

Ans 1

Design consideration of a four bit adder!



(Pg 3)

Lawrence A ID# 6990

# Design of 4-bit adder

Input		Output		
A <sub>k</sub>	B <sub>k</sub>	C <sub>k-1</sub>	S <sub>k</sub>	C <sub>k</sub>
0	0	0	0	0
0	0	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1



(pg 4)

Kamran # 10 # 8990

(Q No 3)  $\rightarrow$  part


Any Simple Parity Check Code?

The Simple Parity - Check Code is the most familiar error-detecting code. In this code, a  $k$ -bit data word is changed to an  $n$ -bit code word where  $n > k$ . The extra bit, called the parity bit, is selected to make the total number of 1s in the code word even. Although some implement specify an odd number of 1s, the minimum Hamming distance for this category is  $d_{min} = 2$ , which means that the code is a single-bit error-detecting code and cannot correct any errors.

(195)

Kamran # ID# 6990

# Simple Parity Check code diagram!





(Pg 6)

(Ans) Q4

The Inverter have always lower limit of the Power depends on the Sum of the threshold voltage of the nmos and  $V_{DD}$ .

- # Logic function is implemented by pull-down network only
- # Full swing output ( $V_{OL} = 0V$  and  $V_{OH} = V_{DD}$ )
- # Non-ratioed.
- # Faster switching speeds.

(Pg 7)

Kamran # 10 # 6990

(Q3 Part a)

(Ans!)

This is the particularly so in the case of the design of a VLSI system which could otherwise take so long as to

send the whole system obsolete before it is off the drawing board.

But now some sensible concept applied in larger systems design requirement.

# Define the requirement properly & carefully.

# Partition the overall architecture into appropriate subsystem.



# Consider communication path carefully in order to develop sensible interrelationships between system.



(Pg 8)

Kamran # 104 6990

Q No 5



(Pg 9)

Kamran A ID # 6990

Truth Table!

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	output
0	0	0	I <sub>0</sub>
0	0	1	I <sub>1</sub>
0	1	0	I <sub>2</sub>
0	1	1	I <sub>3</sub>
1	0	0	I <sub>4</sub>
1	0	1	I <sub>5</sub>
1	1	0	I <sub>6</sub>
1	1	1	I <sub>7</sub>

4x1

S <sub>1</sub>	S <sub>0</sub>	x
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	I <sub>2</sub>
1	1	I <sub>3</sub>

2x1

S <sub>1</sub>	S <sub>0</sub>	y
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>



pg 10)

Kanban # 6990

BRN min By UD = method

$I_0 =$	$S_2$	$S_1$	$S_0$
$I_1 =$	$S_2$	$S_1$	$S_0$
$I_2 =$	$S_2$	$S_1$	$S_0$
$I_3 =$	$S_2$	$S_2$	$S_0$
$I_4 =$	$S_2$	$S_1$	$S_0$
$I_5 =$	$S_2$	$S_1$	$S_0$
$I_6 =$	$S_2$	$S_1$	$S_0$
$I_7 =$	$S_2$	$S_1$	$S_0$

