

Name

M. Milal Khan

ID

6966

Semester

(06)

Assignment

(01)

Subject

VLSI

Instructor

Eng. Zulfarnain

Ans
7

Depletion Load NMOS

In integrated circuits a depletion load NMOS is a form of digital logic family that uses only a single power supply voltage, unlike earlier NMOS logic families that needed more than one different power supply voltage.

* Channels implant to adjust the ~~threshold~~ threshold voltage

* Advantages:

Sharp V.T.C transition
better noise margins.
Single power supply.
Smaller overall layout area
→ Reduce standby (leakage) current.

* Circuit Structure of NMOS.


Input voltage $V_{in} = V_{GS}$.

Output voltage $V_{out} = V_{DS}$.

Ground $V_{SB} = 0$

* Load device → Terminal current I_D
Terminal voltage V_D .

NMOS Diagram





Question (03)

Ans 17



MOS INVERTER

The analysis of inverter can be extended to explain the behavior of more complex gates such as NAND, NOR, or XOR, which in turn from the building blocks for modules such as multipliers and processors.

*




(a) Circuit



| A | B |
|---|---|
| 0 | 1 |
| 1 | 0 |

1 represent high voltage.
0 represent low voltage.

Diagram



= Input Voltage

$0 < V_{in} < V_{DD} \Rightarrow \text{output } V_{DD}$
 $V_{in} < V_{DD} < V_{DD} \Rightarrow \text{output } 0$

Q1 Resistive load Inverter Circuit. Q(02) Page (01)

Ans Solution.

$$\text{(i) } V_{OH} = V_{DD}$$

$$[V_{OH} = 5V]$$

$$\text{(ii) } V_{OL} = V_{DD} - V_T + \frac{1}{k_n R_L}$$

$$\left[\frac{C V_{DD} - V_T + 1}{k_n R_L} \right]$$

$$= \frac{2 V_{DD}}{k_n R_L}$$

$$* \quad k_n = k_n' \frac{W}{L}$$

$$= 20 \times 10^6 \times 2$$

$$k_n = 40 \times 10^6$$

$$* \quad V_{OL} = 5 - 0.8 + \frac{1}{40 \times 10^6 \times 800 \times 10^3} = \frac{5 - 0.8 + 1}{40 \times 10^6 \times 800 \times 10^3}$$

$$= \frac{2 \times 5}{40 \times 10^6 \times 800 \times 10^3}$$

Q 2

Page 2

6966

$$V_{OL} = 4.325 - 2.174$$

$$V_{OL} = 2.151 \text{ V}$$

①

$$V_{IL} = V_T + 1$$

$$\frac{40 \times 10^{-6} \times 200 \times 10^3}{}$$

$$V_{IL} = 0.925$$

②

$$V_{IH} = V_T + \sqrt{\frac{8}{3} \frac{V_{DD}}{1 \text{ nRL}} - \frac{1}{1 \text{ nRL}}}$$

$$= 0.8 \sqrt{\frac{8}{3} \times 5 - \frac{1}{40 \times 10^{-6} \times 200 \times 10^3} - \frac{1}{40 \times 10^{-6} \times 200 \times 10^3}}$$

$$= 0.8 + 1.289 - 0.125$$

$$V_{IH} = 1.964$$

*

Noise Margin

$$NL = V_{IL} - V_{OL}$$

$$= 0.925 - 2.15$$

$$NL = -1.225$$

③

$$NH = V_{OH} - V_{IH}$$

$$= 5 - 1.289$$

$$NH = 3.711$$

inf

Q.02

Page: 01


CMOS Logic Layout

$$F = (A + B + C) B + D$$

Solution:


Pull up Network

$$(*) \overline{[(\overline{A+B+C}) + \overline{B}]} \cdot \overline{D}$$



Pull down network

$$(*) (A + B + C) B + D$$



Q02

Page: 02

