

Neuromemristive Circuits for Enhanced data GSM Environment Computing: A Review

Ahmad Mujtaba
HOD CSD
Abasyn University
Lahore Pakistan
Ahmad.muji@abasyn.edu.pk

Sagheer Khan
DEAN CSD
AWKUM
Sagheer@awkum.edu.pk

Abid Khan
DEAN CSD
UOP
Peshawar Pakistan
Abdi.khan@uop.edu.pk

Saira Khan
HOD CSD
AWKUM
Mardan Pakistan
Saira.khan@awkum.edu.pk

Ahmad Jehan
CSD
Iqra University
Peshawar Pakistan
ahmad.jehan@yahoo.com

Afzal Khan
Department of Electrical Engineering
UOP Pakistan
afzal.khan@gmail.com

Ahmed Khan
Department of Computer Science
Institute of Management Sciences
Peshawar Pakistan
imran.ahmed@imsciences.edu.pk

Ahmed Shah
Department of Computer Science
Institute of Management Sciences
Peshawar Pakistan
imran.ahmed@imsciences.edu.pk

Abstract— "The volume authenticity diversity and speed of information generated from the ever expanding system of sensors associated with Web pose difficulties for power the board versatility & maintainability of distributed computing framework. Expanding information handling capacity of Enhanced data GSM environment processing gadgets at lower power supplies can decrease the overlap of internet computing programs. This review paper gives the survey of neuro morphic CMOS memristive models incorporated in to Enhanced data GSM environment registering gadgets. I debate why the neuro morphic models are helpful for Enhanced data GSM environment gadgets & present the good & bad points and unlocked issues in the circle of neuromemristive circuits for Enhanced data GSM environment registering".

Key Words—Memristors Memristor circuits Neural Networks Cellular neural architecture.

I. INTRODUCTION

THE expansion in the quantity of Enhanced data GSM environment (Enhanced Data for Global Evolution) gadgets for example cell phones and wearable hardware associated with Web drives will increase the level of shrewd information utilisations.

Enhanced data GSM environment processing is comprehensively characterized as the strategy utilized for moving the control of information preparing from unified

center figuring hubs for example elite processing main frames "computers to the end Enhanced data GSM environment hubs to Web where information is gathered and associated with the real world". [1] [2]. Notwithstanding failure to quantify power by measuring "existing CMOS innovation prompts us to take a gander at neuro morphic figuring designs that can be utilized in Enhanced data GSM environment gadgets and potentially valuable for supplanting equipment in internet computing forums. It is anticipated that in 2 5 years the Enhanced data GSM environment processing innovations will be recognized" [3] alongside "AI (Artificial Intelligence) IoT (Internet of Things) and shrewd hardware commonly adding to one another development" [4] [5].

Improvement in the neuromemristive circuits which can be incorporated in Enhanced data GSM environment processing gadgets is an unlocked study subject. Neuro morphic registering roused from the biotic engineering of human beings brian anatomy which can possibly supplant conventional von Neumann computing prototypes. "Memristors are significant for versatility insignificant on chip zone low force dissipation effectiveness and flexibility" [6].

In this paper the relationship between neuro morphic memristive designs with the Enhanced data GSM environment processing patterns is represented we examine the diverse arrangement of neuro morphic structures for the Enhanced data GSM environment registering that can be incorporated legitimately to the Enhanced data GSM environment gadgets. In this paper we clear a path for different neuro morphic

models for example various kinds of neural systems HTM (Hierarchical Temporal Memory) LSTM (Long Short Term Memory) learning structures and circuits for memory based computing and recording. We talk about the focal points and prime difficulties in the reproduction and usage of such designs. “Likewise we sketch the principle disadvantages and difficulties that ought to be impoverished to current neuro morphic design to utilize them in Enhanced data GSM environment calculating utilisations” [7] [8].

II. ENHANCED DATA GSM ENVIRONMENT DEVICES AND EMERGING NEURAL COMPUTING

Fig.1 figures general idea of the Enhanced data GSM environment registering framework. The beams in the Enhanced data GSM environment of the idea chart gathers information for formulation of Enhanced data GSM environment gadgets which transfer some portion of data organizing and computing functions out of internet to Enhanced data GSM environment gadgets. Expanded interest on the Enhanced data GSM environment gadgets to program data in smart and valuable manners generates evolving equipment improvements & Enhanced data GSM environment artificial intelligence figuring. “There is a developing business sector of AI chips in Enhanced data GSM environment gadgets for using know Enhanced data GSM environment engineering and neural systems” [9] [10]. The data out of the beam is changed over to digitalis by simple to computerized converter trailed by sifting techniques and coprocessors for applying distinctive neural system arrangements. “Whereas with main challenges in scaling the gadgets to sub 10nm series developing gadgets for example memory resistor emerges aa auspicious to accelerate and on chip area. Additionally those rising gadgets likewise advance the analog domain handling of data the same number of neural systems in equipment can be mapped to memory resistor array based registering representations” [11].




Fig. 1. Overall concept of Enhanced data GSM environment computing system.

Cell phones to a great extent have driven the development in elite rationale and low power computerized rationale contributes the most recent quite a long while. “The

constraint and difficulties in gadget scaling have constrained the population to move towards neural computing keys that can fuse more than Moore's law” [12] and “past CMOS advances” [13] [14] as a key part of future equipment improvement. “A few equipment innovation angles drive this turn of events they are: Rationale advancements Ground rule scaling Performance boosters PPA (Performance power area) scaling 3D integration Memory technologies DRAM technologies (Dynamic random access memory) Flash technologies and Evolving NVM (non volatile memory) technologies such as memory resistor. e key execution benchmarks for hub scaling for Enhanced data GSM environment gadgets in more than Moore's era reconciliation in the following 2 3 years incorporates” [15]: (1) expanding the working recurrence by 15% comparative with the scaled supply voltage (2) for a given exhibition lessen the vitality per exchanging by 35% (3) decrease the zone on chip impression by 35% and (4) diminish the scaled bite the dust cost by 20% while limit wafer cost to increment inside 30%.

“There are a few non unpredictable variations of memristor gadgets for example attractive or MRAM” [16] “stage modification or Phase change random access memory (PCRAM)” [17] and “resistive or Resistive random access memory (ReRAM)” [18] which is utilized for frameworking of neural systems. The two timed resisting wear needs a picker gadget for example a wireless to program these gadgets in a collection. The two conventional utilization of memory resistor in a neural figuring model is as a retention & as a dot products figuring type. The fundamental reason for memory resistor as a memory is as a capacity boggy for loads throughout the knowledge phases in advanced or isolated analogue realm operation. While a memory resistor crosspiece collection can be utilized for processing the dot item between the info and loads in a neural system layer in analogue domain. The improvement of huge bulk crosspiece memory resistor engineering has been restricted by the absence of a decent and vitality effective picker gadget. Be infuriated resisting gadget memory resistor for example Resistive random access memory (ReRAM) want any bi/uni polar activity for software development to a state. The 3D XP memory appeared in Fig. 2 is been a auspicious bearing to tackle this bottleneck and the significant challenge that remaining parts is the gadget to gadget inconstancy of the resistive state. Indeed even with inconstancy the neural systems have demonstrated strong exhibitions as during the learning stage any fluctuation in the states interprets to the changeability in loads which are repaid by the learning calculation to locate the ideal arrangement of loads that works best for the given neural system setup.

The data analytics for these utilisations frequently should be quick and need to guarantee security and protection. Equipment level security is a basic convenience offered by the developing gadgets that can be coordinated into Enhanced data GSM environment gadgets.




Fig. i 2.i 3Di XPi Memory Architecture.

In the Enhanced data GSM environment computing idea (Fig. 1) the information handling is transferred from the server farms to the Enhanced data GSM environment gadgets. The Enhanced data GSM environment processing depends on billions of different gadgets associated with the Web. Every gadget gathers the data and can process this information locally. The information Processed on Enhanced data GSM environment level is gathered in the accumulation hubs at the intermediate fog level that consolidates the systems administration gadgets total gadgets and gateways mandatory for sending prepared information to the internet server farms. The Enhanced data GSM environment processing is a reason for IoT frameworks which consolidates the thoughts of smart gadgets vehicles and associated frameworks and can be reached out to a network of frameworks volume including large information analysis.

The primary thought of Enhanced data GSM environment computing is the local processing of the information which doesn't requires sending of remarkable quantity of information to the servers. Every one of these choices making and processing machineries ought to be acted in low power levels. Also if the development of processed information proceeds it would expand the expenses for powering the server farms to help of same speed and quantity of information processed on servers. As all the Enhanced data GSM environment gadgets are restricted as far as on chip size and low power utilization prerequisites the regular von Neumann structures with conventional CMOS gadgets become less plausible for such purposes in the long haul as transistor versatility is costly and vitality per calculation immerses.

The dispersed quality of the Enhanced data GSM environment computing designs permits to incorporate neural chips as co preparing units inside the Enhanced data GSM environment gadgets. The neural chips utilize neuron prototypes encouraged from the natural comprehension of neuronal performance and capacity. The neuron prototypes are utilized to construct various sorts of neural system setups that can impersonate capacities and limit of human mind. There are a few neural structures for example DNN (deep learning neural network) CNN (convolutional neural system) LSTM (long

short term memory) HTM (hierarchical temporal memories) and GAN (generative adversarial networks) that has developed unmistakable quality in the most recent decade.

Enhanced data GSM environment computing regularly includes ongoing confined information preparing. In this manner the essential objective of the Enhanced data GSM environment computing is to make Enhanced data GSM environment gadgets increasingly smart quicker and less energy consumption. Subsequently the learning procedure [1] in neuro morphic frameworks is basic.

The memory resistor neuro morphic structures seek to decrease the dispensation power which permit incorporating these models to the Enhanced data GSM environment gadgets. The lower power utilization expands the battery life permits to pack additionally processing equipment modules and reduces the general expense of calculation.

The learning procedure in neuro morphic designs permits accomplishing quicker dispensation time. In memory resistor equipment structures the learning procedure is moderate while the administrative and handling of information after learning is exceptionally quick. Likewise the quicker information handling can be accomplished utilizing analog learning structures which are helpful for near sensor preparing. The analog neuro morphic structures [1] can be coordinated straightforwardly to the sensors evading intermediate information transformation stage.

The information security issues are tended to in memory resistor neuro morphic designs on the grounds that the data handling is performed at an equipment level where encrypting level is high [2] [3]. Moreover memristor based crucial generators can be joined into the chip to execute efficient information sanctuary algorithms.

III. NURON MODELS

In this segment we center around the memory resistor models of neuron cells and synaptic associations that can be adjusted and scaled for the Enhanced data GSM environment registering utilisations.

A. Inspiration from biological concepts

Neuro morphic circuits and designs endeavor to emulate various sorts of organic neural systems accountable for data preparing in human cerebrum. The organic neuron engineering is appeared in Fig. 3 (a). [19] [20].



Fig. 3. (a) Biological neuron

An organic neuron comprises of the soma (cell body) with numerous dendrites that assist as associations with different neurons and convey the data.

The proportional auxiliary and numerical portrayal of organic neuron is appeared in Fig. 3 (b) and Fig. 3 (c).




Fig. 3 (b) threshold logic based linear neuron model




Fig. 3. (c) dendritic threshold non linear neuron model

B. Memristive circuit as a synapse

1) *Single memristor as a synapse:* Most of the executions of the neuron models recommend utilizing memristor as a neurotransmitter. The minimum composite portrayals of the neurotransmitter in memory resistor models is a solitary memristor (1M) structure [8] [21] [22]. The solitary memristor neural connections in a memory resistor crossbar range are appeared in Fig. 4 (a).




Fig. 4. Memristive synapses: (a) 1M synapse in a crossbar array

2) *Synapses with two memristors:* The alternative to 1 1 synapses is the synapses with two memory resistor (2M) shown in Fig. 4 (b) [52] [61] [62]. The memory resistor neural connections with transistors are additionally well known in light of the fact that the transistor is utilized as a switch particularly for read and update cycles Fig (c) [23] [24] [25] . The option 2M neurotransmitter with PCMO memory resistor is appeared in [23]. In this specific model memory resistor are associated with long haul melancholy (LTD) and long haul potentiation (LTP) neurons and relate to LTD and LTP activities which happen during specific timeframes. At the

point when the neural connection is potentiated just the LTP memristor conductance is increment while LTP memristor stay unaltered and bad habit versa. This permits to expel the impacts of lopsided changes of the opposition level from RON to ROFF.




Fig. 4. (b) 2M synapses




Fig. 4. (c) 2M1R synapse

3) *Synapses with transistors:* ROFF to RON staying away from unexpected changes in generally speaking obstruction of the neural connection included the protections of two gadgets. The 2M neurotransmitters where two memory resistor are associated in arrangement are introduced in [25]. In this work the neurotransmitter is introduced by two sorts of gadgets: diffusive memristor gadget SiOxNy : Ag (a gadget dependent on silver nanoparticles in a dielectric film that can be utilized as a picker gadget [25] or even neuron [26] and float memristor gadget TaOx (regular nonvolatile gadget). The neural connection was intended to acknowledge Enhanced data GSM environment dynamic conduct LTD and LTP of natural neurotransmitter. The neurotransmitter with one transistor and one memristor (1T1M) is appeared in Fig. 4 (d).




Fig. 4 (d). 1T1M synapses

4) *Memristor bridge synapses*: Further kind of synaptic weight executions are a bridge preparation. The memristor bridge neural connection with 4 memory resistor (4M) appeared in Fig. 4 (f) was tried in different neural system models and utilisations [27] [28]. The circuit comprises of 4 memory resistor that structure Wheatstone connect like circuit and can speak to zero positive and negative synaptic loads. To expand the opposition of M2 and M3 and decline of obstruction of M1 and M4 positive heartbeat ought to be applied as an information and the other way around. The weight is certain if $M2/M1 > M4/M3$. The negative weight can be formed as $M2/M1 < M4/M3$. A zero weight is formed as $M2/M1 = M4/M3$. This guarantees the usage of positive and negative loads and permits to change the weight sign which relies upon the heading of the current.




Fig. 4 (e). 2T2M synapses [55]




Fig. 4 (f). 4M synapse [56] [57]

C. Neuron cell models

1) *Integrate and fire neuron model*: The first neuron cell models depend on capacitors that imitate the membrane of a living neuron and incorporate current [7]. One of the fundamental and foremost neuron models is Integrate and Fire (I&F) neuron model. In this model single membrane capacitance sums the currents streaming into the neuron from all the neurotransmitters and membrane struggle causes the spillage of the membrane current [29].

There are just a couple of endeavors to utilize the I&F based neuron models in enormous structures. The revised I&F neuron utilized for neural system usage as appeared in Fig. 5 (a) [25]. The neuron circuit comprises of current incorporation part with capacitor C_u spike generation Schmitt trigger circuit reset circuit and control circuit for power input range and injection. In one of the ongoing works the coordinate and fire impact was accomplished by a neuron dependent on a solitary diffusive memory resistor gadget [23]

outlined in Fig. 5 (b). The diffusive memristor displays capacitive impact and a fleeting conduct because of the doping of Ag nanoclusters between two terminals of memory resistor material [22] [23]. In the utilization of such memristor as a neuron [23] it incorporates the pre synaptic signs and when the memristor Enhanced data GSM environment is reached the diffusive memristor changes its state and opposition of a memristor diminishes causing a spike. The postponement of a spike relies upon the inner material properties and Ag doping in the diffusive me-mristor.




Fig. 5 (a). Modified I&F neuron [68]




Fig. 5. (b). memristor based capacitive neuron [65]; variations of neuron models based on summing amplifier and comparator:

2) *Neuron model based on summing amplifiers and comparators*: Majority of the ANN executions utilize the neuron structures dependent on the adding amplifiers and comparators. The adding amplifier wholes the input power and output the correspondent voltage. The comparator output the spike or pulsation (contingent upon the arrangement of the circuit) when the amplifier output is over the limit. Fig. 5 (c) speaks to the traditional adding and thresholding neuron design [26] [27]. The adding intensifier aggregates the information flows and yields the comparable voltage. The comparator yield the spike or heartbeat (contingent upon the design of the circuit) when the intensifier yield is over the Enhanced data GSM environment [69] [28]. Fig. 5 (d) shows a comparable arrangement of the yield neuron with the adding intensifier consolidating the yields from negative and positive memory resistor exhibits and comparator circuit [29]. The other arrangement is appeared in Fig. 5 (e). The primary intensifier is utilized to scale the yield voltage and actualize the sigmoid actuation work while the subsequent solidarity gain enhancer rearranges the yield [33]. Fig. 5 (f) shows a neuron comprising

of three speakers [60] used to entirely the flows reverse the yield and compute the blunder which permits refreshing the neurotransmitters.




Fig. 5 Neuron cells (c) Fig. 5 Neuron cells (d).




Fig. 5 Neuron cells (e). [33] Fig. 5 Neuron cells (f).

3) *Neuron model based on summing amplifiers and comparators:* There are diverse ANN executions which use distinctive inception abilities to instrument the behavioral pattern of the neuron for instance sigmoid [4] and tangent [5]. One of such sigmoid based neurons is showed up in Fig. 5 (g). The neuron comprises a sigmoid activation function with input and output power and supplementary circuit to guarantee the specific operation and absenteeism of stacking impacts.




Fig. 5 (g). neuron models with sigmoid activation function[72]

4) *Neuron models with different activation functions:* The other conceivable execution of the neuron is appeared in Fig. 5 (h). These neurons relate to the bridge neurotransmitter assembly from and were anticipated to be utilized distinctly with those neurotransmitters. In this neuron the voltage weighted by the memristor bridge neurotransmitters is changed over to the present utilizing differential amplifiers.




Fig. 5 (h). neuron model for memristor bridge architectures [56] [57]

5) *Neuron models for memristor bridge architecture:* The other conceivable usage of the neuron is appeared in Fig. 5 (h). These neurons relate to the extension neurotransmitter structure from [56] [57] and were proposed to be utilized distinctly with those neural connections. In this neuron the voltage weighted by the memristor connect neurotransmitters is changed over to the current utilizing differential speakers [57]. Three transistors associated with the neural connection speak to voltage to current converter (VIC) going about as a current source. The neuron contains a self-biasing circuit to give DC yield current a functioning burden associated with every single synaptic circuit which summarize the flows from every single synaptic current and memristor load that changes over yield current into voltage. This circuit is utilized in different neural system structures [57] [82]. Such arrangement shows great execution for perfect reproductions notwithstanding if the circuit is developed from the genuine memory resistor the issues for example exchanging reaction exchanging time and association issues of two memory resistor may happen. Likewise if the quantity of associated neurotransmitters builds the quantity of transistors in the neurons will increment fundamentally. Consequently this isn't the most productive answer for enormous structures.

6) *Stochastic neurons:* In late year the investigation of the stochastic frameworks with included clamor and memristor stochasticity picked up the prominence. Such neuro morphic frameworks copy the stochasticity in the cortex where the natural commotion helps the learning and data handling. In CMOS memristive frameworks stochasticity is brought by launching the commotion into the circuit. Either stochastic memory resistor neurotransmitters or stochastic neuron can be utilized for these reason [73] [83]. One of the potential usage of a stochastic neuron is appeared in Fig. 5 (i).




Fig. 5 (i). stochastic neuron [73]

Memristor is organized in corresponding with unique straightforward neuron circuit comprising of film resistor R_m and capacitor C_m [84]. The variable Enhanced data GSM environment of the memristor permits to randomize the terminating limit of the neuron and guarantees arbitrary neuron spiking conduct. This stochastic memristor based neuron model tried for the designs with 16 and 32 stochastic neurons is proposed in [73]. The stochastic neuron with memristor permits expelling irregular number generator from the stochastic circuits.

The utilization of the stochastic neurons for digits acknowledgment issue is researched in [73]. The precision that can be accomplished is around 60 % for a framework with stochastic neurons and 65 % for the stochastic neurotransmitters. The methodology was tried for a little scope issue; nonetheless it is referenced that the 90 % of acknowledgment exactness can be accomplished utilizing 300 neurons or 235200 neurotransmitters. Be that as it may such engineering will have a huge zone and force utilization. The reproduction of the framework with stochastic memory resistor neurotransmitters in [85] permits accomplishing the acknowledgment precision up to 82 % for MNIST database. The other stochastic spiking WTA arrange utilized for written by hand digits acknowledgment with 78 % precision is appeared in [83].

7) *HTM Spatial Pooler neuron*: The implementation of HTM neuron is not fully explored in terms of hardware realization. The application of inhibition phase of HTM Spatial Pooler (SP) that can be considered as a neuron cell is shown in Fig. 5 (j) [8]. The neuron comprises of a comparator and inverter. This neuron of a part of revised HTM architecture where the mean process replaces the summation. The comparator accomplishes the comparison of the mean voltage with the threshold and the inverter normalizes the comparator output and produces the binary output. The variations of HTM neuron based systems are shown in [8] [86] and [87].





Fig. 5 (j). HTM SP neuron [8]

IV. NEURO MORPHIC ARCHITECTURES

A. Neural network architectures

There are diverse memory resistor neuro morphic designs that can be utilized for Enhanced data GSM environment registering utilisations. The sketch of these structures is appeared in Table I. Likewise there are a few other memory resistor structures anticipated in the ongoing years which are less normal and not well thought out in this paper for example Probabilistic Neural Systems [88] [89] and Binarized Neural Systems [90].

1) *Onei layer neural network with learning*: The structure of one layer ANN with learning resembles the feed forward neural system yet contains the learning stage. Learning can be achieved utilizing different learning rules as Hebbian learning backpropagation and various alterations of them. One of the usages of one layer ANN is appeared in Fig.



6. Fig. 6. Onei layer artificial neural network.

2) *Two layer neural network*: The distinctive illustration of two layer neural system is a perceptron with a solitary concealed liayer. Such engineering is appeared in Fig. 7.




Fig. 7. Twoi layer neural network [59] [60].

In part created two layer ANN with 64 information 54 covered up and 10 yield neurons appeared in [93]. The 128*64 created crossbar exhibit was utilized in the system while actuation capacities were actualized in programming. The recreation was performed with rescaled pictures of size 8*8 pixels from MNIST database with the arrangement precision of 92%. The preparation was performed on the web the update esteems for memory resistor have been determined in programming in Fig. 8 as indicated by back proliferation

calculation and the comparing update beats were applied to the crossbar.




Fig. 8. Two layer neural network with memristor bridge synapses [82].

3) *Deep Neural Networks:* DNN (Deep Neural Network) is an enormous class of the neural systems that comprises of several tumbled liayers and covers different activation functions between the layers. The quantity of layers in DNN cause the versatility problems. Besides the utilization of memory resistor crossbars unlocks a chance to measure such systems remaining at an adequate degree of energy utilization. Subsequently memristor based DNN have been investigated in the ongoing years.

The examination work [33] investigates the profound memory resistor convolution neural system with 5 layers and reports the precision of 91.8% for MNIST written by hand digits characterization. While [94] examines the usage of profound stochastic spiking convolution 5i layer neural system with the MNIST grouping precision of 97.84% choosing the yield class dependent on the biggest number of yield spikes created by the yield neurons. The vitality utilization and on chip territory of this memory resistor system is 6.4 and multiple times littler than in proportionate CMOS based structure separately.

4) *Cellular Neural Network:* The design of the CeNN (Cell Neural System) is represented in Fig. 9. The design suggests that the cells are associated uniquely to the nearest neighbor cells in the system. The principal simple equipment usage of CeNN was projected during the 1980s. The cells were structured with the capacitor source of power and resistive components.




Fig. 9. Cellular neural network [95].

5) *Convolutional Neural Network:* CNN (Convolutional Neural System) is an AI algorithm dependent on a convolution activity that has been demonstrated to be a proficient answer for different characterization errands picture acknowledgment issues and video examination. Relating with the programme executions of CNN there are relatively few equipment usages of CNN dependent on memory resistor circuits. Majority of the equipment answers [100] [101] for executing CNN engineering depend on 1M memory resistor crossbar clusters or ReRAMs while the handling units for example for actualizing learning algorithm are computerized.




Fig. 10. Convolutional Neural Network [33] [34].

6) *Spiking Neural Network:* In SNN (Spiking Neural Networks) the information indicators are communicated as spikes of a certain figure. This copies the human brain handling and depends on the spike actions. SNN [42] emphases on the acknowledgment of versatility rules and timing contrast among pre and post synaptic spike.

The essential SNN design is appeared in Fig. 11; it comprises of pre synaptic neurons and pos synaptic neurons associated by 1M neurotransmitters. In majority of cases the SNN is utilized with WTA (Winner Takes All) method.




Fig. 11. Spiking Neural Network [74].

7) *Recurrent Neural Network and Long Short Term Memory*: RNN (Recurrent Neural System) is a neural system form which includes the response estimation and the output of the layer impacts the subsequent yields [118]. There are different models for RNN actualized in programming; nonetheless memristor based programme usage of RNN is an open issue. There are a few adjustments of RNN and basic RNN engineering is appeared in Fig.12(a).




Fig. 12. (a) Recurrent neural network

The RNN design particularly in simple space has not been completely investigated at this point. The majority of the chips away at memory resistor RNN center around a numerical examination of framework security [119] [120]. The equipment execution of memory resistor RNN is introduced in [121]. The work outlines simple usage of the RNN utilizing 0:5 CMOS innovation and applied for combinatorial enhancement issues. Despite the fact that there are FPGA based usage of RNN [122] and a portion of the works demonstrate the likelihood to coordinate RNN with the memory resistor crossbar [121] the execution of a full memristor based RNN models is an open issue. One of the primary issues in simple usage of RNN is the execution of input and unpredictability of the model in Fig. 12 (b).




Fig. 12 (b) Mixed Signal Implementation of one layer RNN [117].

8) *Hierarchical Temporal Memory*: HTM is an AI calculation and design copying the structure furthermore usefulness of human neocortex [10] [125]. HTM comprises of HTM Spatial Pooler which encodes the information examples and produces inadequate conveyed portrayal of information valuable for visual information preparing and HTM Temporal Memory (TM) which can be utilized for expectation making [10]. Both HTM SP and HTM TM include learning method. There are a few CMOS memory resistor equipment executions of HTM proposed as of late [8] [86] [87]. The blended sign plan of HTM is appeared in [87] and the various leveled structure of the proposed circuit is represented in Fig. 13.




Fig. 13. Hierarchical Temporal memory [87].

B. Neural network learning architectures

The learning procedure in the neural systems is significant particularly for enormous scope Enhanced data GSM environ exercise is significant [55] [132]. In majority of the structures the learning and web based exercise of memory resistor models is made on software programming. For instance partly fictitious neural system with online back propagation exercise on programming and online update of memory resistor loads of the crossbar.ment registering structures. In memory resistor models for Enhanced data GSM environment processing the idea of web based.

The online computerized exercise and learning models dependent on the combo of memory resistor crossbars with advanced exercise circuits for neural system usage. The computerized exercise engineering for memory resistor DNN is anticipated to hasten the learning procedure and move it to equipment [66] [55] [31]. The work shows a mixed signal

strategy of neural system in with analog neurons and computerized fault figuring and on chip exercise.

A few works explore the simple learning circuits for neural systems and HTM. In the usage of backpropagation appeared in Fig. 7 the faults from the yield neurons in the subsequent layer are propagated back and the memory resistor of the 2nd and 1st neural system layer are refreshed consecutively. The memory resistor of the layer which isn't presently refreshed are secluded by the memory resistor switch. The measure of the update refresh value is anticipated to be determined on FPGA or utilizing Look Up Table (LUT).

Although few memory resistors simple usage of neural systems has been anticipated lately the improvement and testing of completely simple learning frameworks with control hardware without computerized preparing lately an open issue.

In the internet exercise one of the primary issues of the learning procedure in memristor based designs is the

update velocity of the memory resistor loads. To refresh loads in a memory resistor crossbar distinctive update procedures can be utilized. The memory resistor neurotransmitters comprising 1M & 2M memory resistor and memory resistor neural connections with transistors of 1T1M and 2T1M can be refreshed respectively which is a slow procedure.

To accelerate the learning procedure memory resistor in a crossbar can be refreshed in 2 stages: 1) update every memory resistor weight requiring the change from R_{ON} to R_{OFF} and 2) update the others requiring the change from R_{OFF} to R_{ON} . This technique can be productive for the small crossbars with insignificant spillage current and for particular crossbar method which is anticipated to decrease the spillage flows in the memory resistor crossbar by isolating a huge crossbar into littler sub crossbars where all sub crossbars can be refreshed in equal diminishing the exercise time.

TABLE I
MEMRISTIVE NEURO-MORPHIC ARCHITECTURES

Architectures	Applications and simulation results	Scalability	Open problems	Drawbacks to improve for application in Enhanced data GSM environment computing
One layer ANN	Handwritten digits recognition (83%) [91] face recognition (88.08%) [54]	Scalable with 1M devices	Investigation of the scalability of the system with 2T1M synapses	Investigation of the performance with real devices processing speed scalability on chip area and power dissipation for large scale systems improvement of CMOS components
Two layer ANN	simple digits recognition (100%) [60]	Scalable with 1M devices not scalable for bridge neuron	Investigation of the scalability of bridge neuron based systems and reduction of power dissipation of CMOS components	
Deep neural networks	various utilisations	Scalable with 1M devices	Investigation of the possibility of application for various problems investigation of the effects of real memory resistor	Improvement of power dissipation and scalability issues
CeNN	image filtering	Not scalable	Investigation of the possibility to improve architecture for large scale simulations and to create the multilayer architectures	Investigation of the possibility to use with 1M devices to ensure the scalability of the system
CNN	Handwritten digits recognition (94%) [34]	Partially scalable	Investigate the possibility of implementation of fully on chip system without software part	As the number of layers is large the scalability should be investigated
SNN	Handwritten digits recognition (78.4%) [84] letter recognition [113] (99%)	Scalable	Investigation of the advantages over pulse based systems and possibility to replace pulse based systems with spike based	Design of the callable neurons producing spikes with small of chip area and power dissipation
RNN	RNN pattern recognition	Scalable with 1M devices	Full circuit level design of the architecture investigation of scalability and different utilisations	Improvement of CMOS components to ensure scalability
LSTM	prediction making	Scalable		
HTM	face recognition (98%) [86] [131] speech recognition (95%) [8] handwritten digits recognition (95%) [87]	Partially scalable	Implementation of full system performance implementation of the exact algorithm for HTM SP and HTM TM implementation of sequence learning in HTM TM	

TABLE II
COMPARISON OF THE MEMRISTOR MODELS

Memristor model	Description	Linearity	Consideration of physical parameters of the memristor	Application for large scale simulations
Linear dopant drift models [158] [159]	Emulate the switching behavior of the devices and do not consider the effects of electric field and nonlinearities	Linear	partially considered	less computationally complex than non linear models; however can only be used for a proof of concept [156]
Nonlinear dopant drift models [160]–[162]	Models with different window functions and consider the non linear switching behavior	Non linear	not considered	reduced simulation speed due to the complexity of window function
TEAM model [163]	Generalized model containing various window functions nonlinear switching and effect of physical parameters	Non linear	Considered	difficult to use in extremely large arrays due to the complexity
Modified Biolek's models [156] [164]	Modification of the existing models designed for simulation improvement	Linear and non linear	partially considered	can be used for large scale simulations without numerical problems and convergence issues
Data driven simplified model [165]	Model contains a window function allowing the derivation of a resistive state time response expression for constant bias voltage	Non linear	considered	includes data driven parameters and can be used for large scale simulations without convergence issues

V. DISCUSSION

This section contains the dialogue of the benefits of memory resistor neuro morphic structures challenges that may happen during the imitation and execution of the genuine framework and open issues that ought to be tended to for productive usage and reconciliation of neuro morphic models into the Enhanced data GSM environment gadgets. In the recreation of such enormous neuro memory resistor systems the choice of memristor model is one of the difficult tasks which is deliberated in Appendix A.

A. Advantages of memristive architectures

The principle preferences of the memristor based frameworks for Enhanced data GSM environment processing utilisations are the tiny on chip area low power dissipations and versatility of the memristor based frameworks. In this way the memristor circuits are a promising answer for Enhanced data GSM environment figuring gadgets where the calculation is performed on the gadget without sending data into the internet .

1) *Push from market and users:* The expanded number of Enhanced data GSM environment gadgets in Web of things and CPS (Cyber Physical System) structures is driven by the necessities from the clients for utilisations for example for gaming object discovery increased reality AI video diagnostic and mob registering. This demands gadgets and chips that devour low power small space and can give higher computational limit. The memory resistor structures is visualized to possibly accomplish these goals advancing more than Moore's law mix and rising canny utilisations.

2) *Onchip area and power dissipation:* The positive usage of memory resistor circuits incorporate the huge decrease of on chip area and force dissemination. In a few frameworks memristor is anticipated to be utilized rather than resistors because of the little on chip area and low energy dissipation. The area of memory resistor gadgets shifts dependent on the pre owned materials and the necessary resistive stages. The space of memory resistor gadgets of different materials can change from micron to sub10 nm depending of the necessary gadget characteristics.

3) *Scalability:* The use of memory resistor gadgets permits scaling the frameworks as memristor doesn't show spillage current issues contrasting with transistors and resistors. One of the most productive key is scalable memory resistor crossbar design. Although huge crossbars can show sneak way issues and the little changeability of crossbar yields. As an answer for this issue the scalability of the memory resistor circuits and clusters can likewise be accomplished by isolating the huge memory resistor ranges into littler sub ranges. Other notable arrangements are to utilize selector gadgets alongside memory resistor as sketched out in past segments which anyway expands the cell space.

B. Major issues open problems and future work prospective: Although there are a ton of advantages of memristor based frameworks for Enhanced data GSM environment registering utilisations the study field of memory resistor circuits isn't experienced enough for business chip plan solutions. Hence there is numerous disadvantages and open issues that can be examined in future for example similarity issues unbalanced exchanging conduct constraints in the scope of opposition and number of resistive stages the complicated

production of memory resistor frameworks and different issues of execution of huge scope composite frameworks.

1) *Memristor materials and compatibility issues:* One of the significant problems of the memory resistor circuits based structure is the similarity of memory resistor components with the CMOS innovation and manufacture problems.

2) *Variability in switching behavior:* The changeability problems are normal in the memory resistor gadgets because of the immaturity of the memory resistor innovation. The exchanging conduct of the memory resistor gadgets may differ which influences the compartment precision of numerous structures. Although majority of the memristor models utilized for recreations demonstrate the perfect exchanging conduct the genuine gadgets show the inconstancy in exchanging conduct. A few works examine the possibility of exchanging of the memory resistor gadgets and apply this property in the stochastic frameworks.

While there have been works that have indicated that the utilization of learning can make up for changeability at framework level in computerized neural models usage of learning processes with memory resistor for simple neural system stays a difficult issue. Moreover the impact on the learning procedure and exercise velocity ought to likewise be investigated. It ought to be noticed that there are a few memristor gadgets anticipated in the most recent decade gadget to gadget inconstancy is high and dominant part of them are still in its beginning for modern use.

3) *Range of resistance and number of stable states in memristive devices:* As per the material and physical characteristics distinctive memory resistor gadgets can be modified into various arrays of resistance different and the quantity of stable resistive states. In the greater part of the cases the neuro morphic models are intended for array of resistance and don't consider the limited quantity of resistive levels while reproducing the general framework. In the genuine gadgets contingent upon the material and manufacture method by altering the width of dynamic layer these parameters can differ and the quantity of resistive states is limited. The ongoing examination works show the memory resistor gadgets can accomplish up to 64 stable resistive states.

From the gadget point of view the open issues comprise the examination of the probability to improve the quantity of resistive states and the examination of potential materials that can be utilized for such purposes. From a scientific demonstrating viewpoint the model of the memristor integrating the predetermined number of stable resistive states and non linearity of the exchanging between various states that reflect a sensible memristor is yet an open issue.

4) *Endurance of the memristor:* Lifetime and consistency quality of memory resistor gadgets is a subject for the examination as there are numerous memory resistor materials in which continuance behavior may change. For instance [6] reports that TiOx and TaOx gadgets have a perseverance of 105 and 109 rounds for 1_s applied voltage beats individually. The perseverance and consistency quality of memory resistor gadgets rely upon process changeability

including gadget to gadget and cycle to cycle varieties and continuance corruption alluding to set number of update cycles.

5) *Integration with CMOS devices and CMOS issues:* Considering the present patterns in the innovation market it will be difficult to dodge the incorporation of the memory resistor gadgets into the CMOS designs. Since the significance of the usage of the read and write circuits for the memory resistor gadgets which are generally dependent on the CMOS transistors the quantity of CMOS gadgets per chip will be expanded with the expansion of the size of memory resistor models basically when the neurotransmitters or neurons in the neuro morphic structures depend on cross breed CMOS memory resistor plans.

Likewise the expansion in the quantity of CMOS gadgets on a chip particularly for such composite models as neural systems prompts high energy utilization. To evade this issue the size of CMOS gadgets ought to be diminished prompting lower gracefully powers. As it is difficult to diminish the size of the CMOS gadgets further and sustain an exact and detailed presentation of the gadget simultaneously the substitutions of the CMOS gadgets for example FinFET gadgets ought to be more examined and utilized in the memory resistor circuits.

6) *Implementation of large scale systems:* The examination of complex multilayer models and frameworks is basic to guarantee the versatility & precision of Enhanced data GSM environment figuring gadgets. Utmost current works portraying the complex multilayer frameworks are advanced and dependent on FPGA (Field Programmable Gate Arrays). Yet for Enhanced data GSM environment gadgets that are confined in area and energy utilization FPGA isn't a productive arrangement.

There are a lot of usage of utilisations of analog neural systems for example perceptron and feedforward neural system which demonstrates the ideas and delineates an answer of an issue utilizing a specific database [126]. Yet complicated and comprehensive frameworks have not been examined at this point and it is critical to consider versatility and presentation issues of multilayer frameworks.

Likewise in a full chip plan of a composite framework it is critical to consider the interconnection of memory resistor circuits with different components and intricacy of Datapath [87]. These are plan explicit and application subordinate issues. For signal processing in simple domain the interconnection of components can present parasitic significantly affecting a system performance contrasting with computerized signal handling where the impact of signal veracity issues can be simply moderated. The interconnect systems for memory resistor crossbars are studies in. As a memristor is a vertical gadget & the quantity of layers in the deep learning frameworks can be significant the chance of application of vertical on chip frameworks can too be examined.

VI. CONCLUSION

In this paper we introduced an outline of a scope of neuro memory resistor circuits and designs that is reasonable

to be industrialized as incorporated circuit contributes Enhanced data GSM environment figuring gadgets. The squeezing hardware problems and difficulties including rising memory resistor circuits are introduced. The development of Internet of things and its rising effect on utilisations for drives the need to have more astute & quicker processing in Enhanced data GSM environment gadgets. Neuro memory resistor structures aims to copy algorithms for example that dependent on neural systems and data handling mechanisms in human mind. The capacity to (1) have lower on chip region and energy prerequisites and (2) integrate simple dot product processing with memory resistor ranges empowers an exceptionally proficient and versatile application opportunities for on chip neural systems. While these models can be a auspicious answer for productivity & vitality issues of Enhanced data GSM environment gadgets different difficulties and shortcomings ought to be considered during the plan to make their designs appropriate for Enhanced data GSM environment gadgets. The open issues comprise different memory resistor gadget problems the capacity of incorporation and application of complex frameworks.

VII. REFERENCES

- [1] M. Satyanarayanan, "The emergence of Enhanced Data GSM Environment computing," *Computer*, vol. 0, no. 1, pp. 30–39, 2017.
- [2] T. R. Sheltami, E. Q. Shahra, and E. M. Shakshuki, "Fog computing: Data streaming services for mobile end-users," *Procedia computer science*, vol. 134, pp. 289–296, 2018.
- [3] C. Panetta, "Top trends in the gartner hype cycle for emerging technologies. 2017," Enterprises should explain the business potential of blockchain, artificial intelligence and augmented reality, 2017.
- [4] M. Gusev and S. Dustdar, "Going back to the roots x2014; the evolution of Enhanced Data GSM Environment computing, an iot perspective," *IEEE Internet Computing*, vol. 22, no. 2, pp. 5–15, Mar 2018.
- [5] G. Premsankar, M. D. Francesco, and T. Taleb, "Enhanced Data GSM Environment computing for the internet of things: A case study," *IEEE Internet of Things Journal*, vol. 5, no. 2, pp. 1275–1284, April 2018.
- [6] G. Chakma, M. M. Adnan, A. R. Wyer, R. Weiss, C. D. Schuman, and G. S. Rose, "Mem-restive mixed-signal neuromorphic systems: Energy efficient learning at the circuit-level," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 8, no. 1, pp. 125–136, March 2018.
- [7] L. Chua, V. Sbitnev, and H. Kim, "Hodgkin–huxley axon is made of memristors," *International Journal of Bifurcation and Chaos*, vol. 22, no. 03, p. 1230011, 2012.
- [8] O. Krestinskaya, T. Ibrayev, and A. P. James, "Hierarchical temporal memory features with memristor logic circuits for pattern recognition," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. PP, no. 99, pp. 1–1, 2017.
- [9] AppleInsider, "iphone xs a12 bionic chip features 7nm design, next-gen neural engine," Sep 2018. [Online]. Available: <https://appleinsider.com/articles/18/09/12/iphone-xs-a12-bionic-chip-features-7nm-design-next-gen-neural-engine>.
- [10] "The world's first 7nm process mobile ai chipset," Nov 2018. [Online]. Available: <https://consumer.huawei.com/en/campaign/kirin980/>
- [11] C. D. Schuman, T. E. Potok, R. M. Patton, J. D. Birdwell, M. E. Dean, G. S. Rose, and J. S. Plank, "A survey of neuromorphic computing and neural networks in hardware," *arXiv preprint arXiv:1705.06963*, 2017.
- [12] A. B. Kahng, "Scaling: More than moore's law," *IEEE Design & Test of Computers*, vol. 27, no. 3, pp. 86–87, 2010.
- [13] M. T. Bohr and I. A. Young, "Cmos scaling trends and beyond," *IEEE Micro*, vol. 37, no. 6, pp. 20–29, 2017.
- [14] X. S. Hu, "A cross-layer perspective for energy efficient processing: - from beyond-cmos devices to deep learning," in *Proceedings of the 2018 on Great Lakes Symposium on VLSI*. ACM, 2018, pp. 7–7.
- [15] F. Balestra, M. Graef, B. Huizing, Y. Hayashi, H. Ishiuchi, T. Conte, and P. Gargini, "Executive summary," *International Roadmap for Devices and Systems*, 2017.
- [16] X. Wang, Y. Chen, H. Xi, H. Li, and D. Dimitrov, "Spintronic memristor through spin-torque-induced magnetization motion," *IEEE electron device letters*, vol. 30, no. 3, pp. 294–297, 2009.
- [17] D. Kuzum, R. G. Jeyasingh, B. Lee, and H.-S. P. Wong, "Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing," *Nano letters*, vol. 12, no. 5, pp. 2179–2186, 2011.
- [18] C. Ho, E. K. Lai, and K. Y. Hsieh, "Programmable resistive ram and manufacturing method," Sep. 29 2009, uS Patent 7,595,218.
- [19] P. Tino, L. Benuskova, and A. Sperduti, "Artificial neural network models," in *Springer Handbook of Computational Intelligence*. Springer, 2015, pp. 455–471.
- [20] S. Carrillo, J. Harkin, L. J. McDaid, F. Morgan, S. Pande, S. Cawley, and B. McGinley, "Scalable hierarchical network-on-chip architecture for spiking neural network hardware implementations," *IEEE Transactions on Parallel and Distributed Systems*, vol. 24, no. 12, pp. 2451–2461, Dec 2013.
- [21] Y. Zhang, Y. Li, X. Wang, and E. G. Friedman, "Synaptic characteristics of ag/aginsbte/ta-based memristor for pattern recognition applications," *IEEE Transactions on Electron Devices*, vol. 64, no. 4, pp. 1806–1811, 2017.
- [22] Z. Wang, S. Joshi, S. Savelev, W. Song, R. Midya, Y. Li, M. Rao, P. Yan, S. Asapu, Y. Zhuo et al., "Fully mem-restive neural networks for pattern classification with unsupervised learning," *Nature Electronics*, vol. 1, no. 2, p. 137, 2018.
- [23] H. Kim, M. P. Sah, C. Yang, T. Roska, and L. O. Chua, "Memristor bridge synapses," *Proceedings of the IEEE*, vol. 100, no. 6, pp. 2061–2070, June 2012.
- [24] S. P. Adhikari, H. Kim, R. K. Budhathoki, C. Yang, and L. O. Chua, "A circuit-based learning architecture for multilayer neural networks with memristor bridge synapses," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 62, no. 1, pp. 215–223, Jan 2015.
- [25] M. Al-Shedivat, R. Naous, E. Neftci, G. Cauwenberghs, and K. N. Salama, "Inherently stochastic spiking neurons for probabilistic neural computation," in *Neural Engineering (NER), 2015 7th International IEEE/EMBS Conference on*. IEEE, 2015, pp. 356–359.
- [26] M. Al-Shedivat, R. Naous, G. Cauwenberghs, and K. N. Salama, "Memristors empower spiking neurons with stochasticity," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 5, no. 2, pp. 242–253, June 2015.
- [27] D. Querlioz, O. Bichler, and C. Gamrat, "Simulation of a memristorbased spiking neural network immune to device variations," in *Neural Networks (IJCNN), The 2011 International Joint Conference on*. IEEE, 2011, pp. 1775–1781.
- [28] A. P. James, I. Fedorova, T. Ibrayev, and D. Kudithipudi, "Htm spatial pooler with memristor crossbar circuits for sparse biometric recognition," *IEEE Transactions on Biomedical Circuits and Systems*, vol. PP, no. 99, pp. 1–12, 2017.
- [29] D. Fan, M. Sharad, A. Sengupta, and K. Roy, "Hierarchical temporal memory based on spin-neurons and resistive memory for energyefficient brain-inspired computing," *IEEE transactions on neural networks and learning systems*, vol. 27, no. 9, pp. 1907–1919, 2016.
- [30] O. Krestinskaya and A. P. James, "Approximate probabilistic neural networks with gated threshold logic," *arXiv preprint arXiv:1808.00733*, 2018.
- [31] A. Serb, J. Bill, A. Khiat, R. Berdan, R. Legenstein, and T. Prodromakis, "Unsupervised learning in probabilistic neural networks with multi-state metal-oxide mem-restive synapses," *Nature communications*, vol. 7, p. 12611, 2016.
- [32] P. Wijesinghe, A. Ankit, A. Sengupta, and K. Roy, "An all-memristor deep spiking neural computing system: A step toward realizing the low-power stochastic brain," *IEEE Transactions on Emerging Topics in Computational Intelligence*, vol. 2, no. 5, pp. 345–358, Oct 2018.
- [33] S. Duan, X. Hu, Z. Dong, L. Wang, and P. Mazumder, "Memristorbased cellular nonlinear/neural network: Design, analysis, and applications," *IEEE Transactions on Neural*

- Networks and Learning Systems, vol. 26, no. 6, pp. 1202–1213, June 2015.
- [96] L. O. Chua and L. Yang, “Cellular neural networks: theory,” *IEEE Transactions on Circuits and Systems*, vol. 35, no. 10, pp. 1257–1272, Oct 1988.
- [97] S. N. Truong, S. Shin, J. Song, H. S. Mo, F. Corinto, and K. S. Min, “Memristor-based cellular nanoscale networks: Theory, circuits, and applications,” in *2015 IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2015, pp. 1134–1137.
- [98] X. Hu, G. Feng, S. Duan, and L. Liu, “A mem-restive multilayer cellular neural network with applications to image processing,” *IEEE Transactions on Neural Networks and Learning Systems*, vol. 28, no. 8, pp. 1889–1901, Aug 2017.
- [99] M. Di Marco, M. Forti, and L. Pancioni, “Memristor standard cellular neural networks computing in the flux-charge domain,” *Neural Networks*, 2017.
- [100] W. Rawat and Z. Wang, “Deep convolutional neural networks for image classification: A comprehensive review,” *Neural Computation*, vol. 29, no. 9, pp. 2352–2449, Sept 2017.
- [101] M. T. McCann, K. H. Jin, and M. Unser, “Convolutional neural networks for inverse problems in imaging: A review,” *IEEE Signal Processing Magazine*, vol. 34, no. 6, pp. 85–95, Nov 2017.
- [102] A. Kappeler, S. Yoo, Q. Dai, and A. K. Katsaggelos, “Video superresolution with convolutional neural networks,” *IEEE Transactions on Computational Imaging*, vol. 2, no. 2, pp. 109–122, June 2016.
- [103] L. Xia, T. Tang, W. Huangfu, M. Cheng, X. Yin, B. Li, Y. Wang, and H. Yang, “Switched by input: Power efficient structure for rram-based convolutional neural network,” in *2016 53rd ACM/EDAC/IEEE Design Automation Conference (DAC)*, June 2016, pp. 1–6.
- [104] T. Tang, L. Xia, B. Li, Y. Wang, and H. Yang, “Binary convolutional neural network on rram,” in *2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)*, Jan 2017, pp. 782–787.
- [105] J. Wang, S. Hu, X. Zhan, Q. Yu, Z. Liu, T. P. Chen, Y. Yin, S. Hosaka, and Y. Liu, “Handwritten-digit recognition by hybrid convolutional neural network based on hfo 2 mem-restive spiking-neuron,” *Scientific reports*, vol. 8, no. 1, p. 12546, 2018.
- [106] T. Serrano-Gotarredona, T. Prodromakis, and B. Linares-Barranco, “A proposal for hybrid memristor-cmos spiking neuromorphic learning systems,” *IEEE Circuits and Systems Magazine*, vol. 13, no. 2, pp. 74–88, Secondquarter 2013.
- [107] H. Mostafa, C. Mayr, and G. Indiveri, “Beyond hicketing dependent plasticity in memristor crossbar arrays,” in *2016 IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2016, pp. 926–929.
- [108] E. Covi, S. Brivio, A. Serb, T. Prodromakis, M. Fanciulli, and S. Spiga, “Hfo2-based memristors for neuromorphic applications,” in *2016 IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2016, pp. 393–396.
- [109] N. Panwar, B. Rajendran, and U. Ganguly, “Arbitrary hicketing time dependent plasticity (stdp) in memristor by analog waveform engineering,” *IEEE Electron Device Letters*, vol. 38, no. 6, pp. 740–743, June 2017.
- [110] I. E. Ebong and P. Mazumder, “Cmos and memristor-based neural network design for position detection,” *Proceedings of the IEEE*, vol. 100, no. 6, pp. 2050–2060, June 2012.
- [111] Z. Wang, M. Rao, J.-W. Han, J. Zhang, P. Lin, Y. Li, C. Li, W. Song, S. Asapu, R. Midya et al., “Capacitive neural network with neurotransistors,” *Nature communications*, vol. 9, no. 1, p. 3208, 2018.
- [112] L. Deng, G. Li, N. Deng, D. Wang, Z. Zhang, W. He, H. Li, J. Pei, and L. Shi, “Complex learning in bio-plausible mem-restive networks,” *Scientific reports*, vol. 5, p. 10684, 2015.
- [113] S.-W. Lee and H.-H. Song, “A new recurrent neural-network architecture for visual pattern recognition,” *IEEE Transactions on Neural Networks*, vol. 8, no. 2, pp. 331–340, Mar 1997.
- [114] G. Bao, Z. Zeng, and Y. Shen, “Region stability analysis and tracking control of mem-restive recurrent neural network,” *Neural Networks*, vol. 98, pp. 51–58, 2018.
- [115] X. Wu, V. Saxena, and K. Zhu, “Homogeneous spiking neuromorphic system for real-world pattern recognition,” *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 5, no. 2, pp. 254–266, June 2015.
- [116] K. Smagulova, K. Adam, O. Krestinskaya, and A. P. James, “Design of cmos-memristor circuits for lstm architecture,” *arXiv preprint arXiv:1806.02366*, 2018.
- [117] K. Adam, K. Smagulova, and A. P. James, “Mem-restive lstm network hardware architecture for time-series predictive modeling problem,” *arXiv preprint arXiv:1809.03119*, 2018.
- [118] A. P. James, I. Fedorova, T. Ibrayev, and D. Kudithipudi, “Htm spatial pooler with memristor crossbar circuits for sparse biometric recognition,” *IEEE Transactions on Biomedical Circuits and Systems*, vol. PP, no. 99, pp. 1–12, 2017.
- [119] D. Fan, M. Sharad, A. Sengupta, and K. Roy, “Hierarchical temporal memory based on spin-neurons and resistive memory for energy efficient brain-inspired computing,” *IEEE transactions on neural networks and learning systems*, vol. 27, no. 9, pp. 1907–1919, 2016.
- [120] Y. Zhang, X. Wang, and E. G. Friedman, “Memristor-based circuit design for multilayer neural networks,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 2, pp. 677–686, 2018.
- [121] F. Alibart, E. Zamanidoost, and D. B. Strukov, “Pattern classification by mem-restive crossbar circuits using ex situ and in situ training,” *Nature communications*, vol. 4, p. 2072, 2013.
- [122] R. Hasan and T. M. Taha, “Enabling back propagation training of memristor crossbar neuromorphic processors,” in *Neural Networks (IJCNN), 2014 International Joint Conference on*. IEEE, 2014, pp. 21–28.
- [123] M. Prezioso, F. Merrikh-Bayat, B. Hoskins, G. Adam, K. K. Likharev, and D. B. Strukov, “Training and operation of an integrated neuromorphic network based on metal-oxide memristors,” *Nature*, vol. 521, no. 7550, p. 61, 2015.

- [162] Z. Biolek, D. Biolek, and V. Biolkova, "Spice model of memristor with nonlinear dopant drift." *Radioengineering*, vol. 18, no. 2, 2009.
- [163] S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Team: Threshold adaptive memristor model," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 60, no. 1, pp. 211–221, Jan 2013.
- [164] D. Biolek, Z. Kolka, V. Biolkova, and Z. Biolek, "Memristor models for spice simulation of extremely large mem-ristive networks," in *2016 IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2016, pp. 389–392.
- [165] I. Messaris, A. Serb, S. Stathopoulos, A. Khat, S. Nikolaidis, and T. Prodromakis, "A data-driven verilog-a reram model," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2018.