

Assignment : No 2

Name : Syed Danish Ali

ID : 14712

Subject : Computer Architecture

Submit to : Sir Amin

Department : BS(CS)

## Questions No 1

Give Answer each of the following

### Question No: 1(A)

Different desktop applications that require that great power of contemporary microprocessor based system are:

Image processing

Three dimensional rendering

Speech recognition

Vide Conferencing

Multimedia authoring

Voice and video annotation of files

Simulation modeling

### Questions No 1(B)

Answers

The techniques used in contemporary processors to increase

increases the amount of work available for the processor to execute.

### \* Superscalar execution

This is the ability to issue more than one instruction in every processor clock cycle. In effect multiple parallel are used.

### \* Data flow analysis

as busy as possible by executing instructions that they are likely to need.

## Question No 1(c)

### \* Answer

Discuss the problem created due to increases in clock speed and logic density of the processor area.

### \* Power:

As the density of the logic and the clock speed on a chip increases so the power density

increases and also dissipated the heat

### \* RC delay

The speed at which electrons can flow on a chip between transistors ~~and~~ is limited by the resistance and capacitance of the metal wires connecting them.

Specifically, delay increases as the RC product increases.

### \* Memory latency

Memory access speed (latency) and transfer speed (throughput) lag processor speeds.

## Questions No 1 (1D)

### \* Answers

The speedup using a parallel processor with  $N$  processors that fully exploits the parallel portion of the program

is as follows:-

Speedup = Time to execute program on a single processor / time to execute program on  $n$  parallel processors

$$= T(1-f) + TfIT/(1-f) + TfIN = 1/(1-f) + fIN$$

Questions No 1 (E)

\* Answer:-

\* Multicores:-

The use of multiple processors on the same chip provides the potential to increase performance without increasing the clock rate

\* Strategy is to use two simpler

\* processors on the chip rather than one more complex processor.

\* With two processors larger caches are justified.

\* As caches became larger it made performance sense to create two and then three levels of cache on a chip MTC:

\* Keep in performance as well as the challenges in developing software to exploit such a large number of cores.

\* The multicore and MTC strategy involves and MTC strategy homogeneous collection of general purpose processors on single chip.

## Gpus

Core designed to perform parallel operations on graphics data. Traditionally found

Pg No : 7

a plug-in graphics card, it is used to encode and render 2D and 3D graphics as well as process video used as vector processors for a variety of application that require repetitive computations

Questions No 2

Solve each of the following

2 (a)

Answers

Effective CPI

$$CPI = (1 \cdot 46000) + (2 \cdot 33000) + (2 \cdot 16000) + (2 \cdot 9000) / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$



## MIPS Rate

$$\text{MIPS rate} = 60 \text{ MHz} / 1620 * 106$$

$$\text{MIPS rate} = 60 * 106 / 1620 * 106$$

$$\text{MIPS rate} = 60 / 1620$$

$$\text{MIPS rate} = 0.37$$

## Execution Time

$$T = IC / (\text{MIPS} * 106)$$

$$T = 104000 / (0.37 * 106)$$

$$T = 104000 / 37 * 10^3$$

$$T = 2811 * 10^{-3}$$

$$T = 2811 * 10^{-3}$$

$$T = 2.811 \text{ Sec}$$

Pg No. 9

Questions No 2 (B)

Answers

For Machine A:

$$\text{CPI} = (1 \cdot 8 + 3 \cdot 4 + 4 \cdot 2 + 3 \cdot 4) \cdot 10^6 / (8 + 4 + 2 + 4) \cdot 10^6$$

$$\text{CPI} = 40 \cdot 10^6 / 18 \cdot 10^6$$

$$\text{CPI} = 2.22$$

$$\text{MIPS rate} = 200 \text{ MHz} / 2.22 \cdot 10^6$$

$$\text{MIPS rate} = 200 \cdot 10^6 / 2.22 \cdot 10^6$$

$$\text{MIPPS rate} = 90$$

$$T = 10^9 / \text{MIPS} \cdot 10^6$$

$$T = 18 \cdot 10^6 / 90 \cdot 10^6$$

$$T = 0.2 \text{ sec}$$

Food Machine B

$$\text{CPI} = (1 \cdot 10 + 2 \cdot 8 + 4 \cdot 2 + 3 \cdot 4) \cdot 10^6$$

$$(10 + 8 + 2 + 4) \cdot 10^6$$

$$\text{CPI} = 46124$$

$$\text{CPI} = 1.92$$

$$\text{MIPS rate} = 200 \text{MHz} / 1.92 \cdot 10^6$$

$$\text{MIPS rate} = 200 \cdot 10^6 / 1.92 \cdot 10^6$$

$$\text{MIPS rate} = 104$$

## Questions No 2(c)

C(a)

Answers

The MIPS rate could be computed as the following

$$\text{MIPS rate} = \text{IC} / T * 10^6$$

$$\text{IC} = \text{MIPS rate} * T * 10^6$$

Now by computing the ratio

## Questions No: 2 (C)

C(b)

Answers

Regarding to the VAX 11/780  
the CPI (5MHz)  $(1 \cdot 10^6 / 1 \cdot 10^6)$   
 $= 5/1 = 5$

Regarding to the IBM R8/6000, the  
CPI  $= (25\text{MHz}) / (18 \cdot 10^6) = 25 \cdot 10^6 / 18 \cdot 10^6$   
 $= 25/18 = 1.4$

## Questions No 2 (D)

Answers

a - Determine the Average CPI

Answers

Since we have the same instruction mix, that means the additional instruction for each task could be allocated appropriately between the instruction types. There fore the following table be gotten.

Arithmetic and logic	1	60%
Load/store with cache hit	2	18%
Branch	4	12%
memory reference with cache miss	12	10%

The average CPI =  $(1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$  Therefore, the CPI has been increased since the time for memory access is also increased.

b. Determine the corresponding MIPS rate

$$\text{MIPS} = 400 / 2.64 = 152 \text{ There}$$

Corresponding drop in the MIPS rate

C. Calculate the speedup factor.

The speedup factor equals to the ratio of the execution times. The execution time is calculated as the following

$$T = 10^6 / (\text{MIPS} * 10^6)$$

For the 8 processors each processor execute  $1/8$  of the 2 million instructions plus the 25000

$$T_8 = 2 * 10^6 / 8 + 0.025 * 10^6 / 152 * 10^6$$

$$T_8 = 18 \text{ ms}$$

Therefore we have

Speedup = Time to execute program

Pg No 15

execute  
processes

program on  $N$  parallel

$$\text{Speedup} = 11/8$$

$$\text{Speedup} = 6.11$$

Questions 2 (D) (d)

By depending on the information given it is not obvious. How to quantify this effect in Amdahl's equation

Therefore if it is supposed that that fraction of code, which is parallelizable is  $f = 1$ , then Amdahl's law decreases to  $\text{Speedup} = N = 8$

Therefore,

The actual speedup is only but 75% of the theoretical speedup?