

Name

Hilal Khan

ID

6966

Program

B.Tech Electrical

Paper

Microprocessor

Submitted


to

Eng. Amit Aman.

Q₃ (A) Explain the process of sequential and priority handling of interrupts.


ans

SEQUENTIAL & PRIORITY HANDLING OF INTERRUPTS:



Interrupt γ comes after $x \rightarrow$ sequential service

P - T₀



The sequential Multiple interrupts works by handing the interrupts in a strict sequential order. An interrupt is a signal from a device which causes a main program which is operating a computer to stop and figure out what is must do next.

Q1b) What do you know about the interrupt vector Table (IVT)?

Ans //

INTERRUPT VECTOR TABLE (IVT)

* It is a table in the lowest 1 KB of memory which contain pointers to ISRs.

* The Type code recieved from PIC on data bus is multiplied by 4 to get the physical address from where it search for the pointer of ISR in this table for the device which had sent the interrupt request to CPU.

P# 4

ID 6966

| Interrupt type code | Description | Pointer Address | point to |
|------------------------|---------------------------|--------------------|-------------|
| 00 | Divide by zero | 00000 | 7845:00CE |
| 04 | OverFlow | 00010 | 0070:0756 |
| 05 | Print screen | 00014 | F000:FF54 |
| 08 | clock Tick | 00020 | 23E2:0174 |
| 09 | keyboard action | 00024 | 2C3A:14BA |
| 0B | COM 2 | 0002C | F000:210D |
| 0C | COM 1 | 00030 | F000:210D |
| 0E | Floppy Disk A | 0038 | 2106:0439 |
| 0F | LPT1 Printer | 0003C | 0070:0756 |
| 19 | Bootstrap startup Routine | 00064 | 0070:18ED |

(15)

Question = (02) Part (A)

Q.02

Ans

Techniques to Overcome Problem.

Techniques to overcome the problem by these keys.

① Two key lock out.

During the second scan if still two keys of a row are found depressed both keys will be locked out & neither is accepted by the sp.

② However if any one of them is released after first scan, the second key still depressed will be accepted by sp.

(6)

N key voll Over

voll over if during still the second
scan one key is more
Dan depressed they are found
accepted by the NP.

The key entries are

accepted in the order

in which they were

pressed.

(A)


Question 2(02) Part (B)

Rate Generator (mode)

Ans
?

The Rate generator mode
a (initial value $N=5$)

- (*) it divides the input clock frequency by N . when the counting starts, output become high. After N pulses, the output goes low for 2 clock period. So for N clock cycles, 2 output cycle is generated. Gate must remain high during counting.



Question = (03)
 Answer = (03)

Part (A)

DMA Process

DMA means a direct memory access. A dma is a memory featured that allow of computer system, subsystems to access hardware system memory (Random access memory)

DMA is also used for intra-chip data transfer in multi-core processor.

DMA sends DMAC request for data transfer.

DMAC sends high on Hold input C.P.U.

DMA controll C.P.U Programm.

- CPU tells DMA Controller

- I/O device address

- Amount of data transfer. Starting address of main memory.

CPU sends HILDA to DMAC & release the controll system bus.

DMA deals with transfer.

When done, the device sends low on

DREQ Pin to DMAC.

DMAC send low on HOLD Pin, telling C.P.U to controll System Bus.

Question = (04) Part A1

Ans

Status Signal *

→ A status signal or signal ready a busy signal.

(*) a status signal which determines whether the address for input - output or memory when it is high

(*) The address on bus is low (0) when it is low (0) the address on the bus to the memory So, Si. These are status signals.

(*) 8085 μ m has got three status signals So, Si, ~~and~~ and Io (and a special signal ALE. It's a read control signal when the signal on this pin is low selected memory input output device is read and information placed on data bus -


Question (4) Part (B)

Answer:

Stored
processor

word is trans-
by 8088 micro-
and interfacing.

Example:



Question. (05)
Part (A)

Counter & Timer.

Ans

82C54 is an IC used as a counter or timer.


(1) Counter it counts the events.

The pulses generated by the occurrence of event are connected at its clock input & the counter counts them. The event may be periodic or A-periodic.


(2) Timer. it is used to produce delay b/w two events.

The pulses generated by the periodic clock source are connected at its clock & the timer counts them.

Counter / Times



Counter.



Times.

ID: 6966

Q51) Explain with the help of handshaking diagram that how handshaking is done in RS-232 interface?

Ans) The RS232 handshake process involves four steps:

- 1) The data terminal equipment (DTE) puts the RTS line into the "On" state.
- 2) The data communications equipment (DCE) puts the CTS line into the "On" state.
- 3) The DTE puts the DTR line into the "On" state.
- 4) The DTR line remains in the "On" state while data is being transmitted.

ID : 6966

