

Final Term Summer

Course Name: Digital Logic Design

Submitted By:

Hamza Riaz 12282

BS (SE-8) Section: A

Submitted To:

Sir Muhammad Amin

Dated: 26th September 2020

Department of Computer Science, IQRA National University, Peshawar Pakistan



Logic & Design/Digital Systems

Digital

Programs:

BS (CS) /BS (SE) /BS (TELC)

Course

Codes: CSC-201/ SEC-201/TSC-201

EDP Codes: 102007016

Instructor: Muhammad Amin Examination: Final Term Semester: Summer 2020 Date: Sep. 26, 2020

Timing: 3:00 pm - 7:00 pm

Question No.	Q.1	Q.2	Q.3	Q.4	Q.5	Q.6	Q.7	Q.8	Q.9	
Total Marks	5	5	5	5	6	6	6	6	6	50

Note: Attempt all questions.

Q.1 Draw the logic circuit using the input (A, B, C, D) and output (X) waveforms in

Figure 01.




FIGURE 01

Q.2 For the 4-input inputs are given as:

multiplexer, data

$$D_0 = 0$$
, $D_1 = 1$, $D_2 = 0$, $D_3 = 1$

Find the output Y if the select inputs are given as:

a)
$$S_0 = 1$$
, $S_1 = 0$


b)
$$S_0 = 0$$
, $S_1 = 1$

c)
$$S_0 = 1$$
, $S_1 = 1$

For the circuit in

Figure 02 , assume the inputs are

 $\overline{Add}/Subt. = 1$, A = 1010, and B = 1101.




Q.3

What is the output?


FIGURE 02

1 of 2

Q.4 Determine the A = B, A > B, and A < B outputs for the input numbers shown on the comparator in Figure 03.




- Q.5 Show the logic required to convert a 4-bit Gray code to binary and use that logic to convert the following Gray code words to binary: 1011
- Q.6 Draw and explain the logic diagram for 4-bit active low decoder.
- Q.7 Draw and explain the logic diagram for frequency divider (Use 3 J-K flip-flops and assume 16 kHz frequency of the initial wave-form.)
- Q.8 Determine the Q waveform relative to the clock if the signals shown in Figure 04 are applied to the inputs of the J-K flip-flop. Assume that Q is initially LOW.



Q.9 Draw the logic diagram and timing diagram for the 4-stage synchronous binary counter. Verify that the waveforms of the Q outputs represent the proper binary number after each clock pulse.

*********Eud of Exam*******


Answer No 1:



Answer No 2:


Qa			
ANSWER			
The	truth table	ot a 4+n+	
multiplexer is	Shown belo	win while	1
Jour Moul Con	ahimatia . O	A	1
Is on the sol	ort lines yes		
SUPPLIED A TRUE	I man . T. A. T. I. Fre	UI	Da
The portion	· mal mean	t 111 - E	
and soco, mu	Y In lengture 4	il Da I	nila
	The Colon	The second secon	
Si=0 and s	33 Do=1 on	d so on.	
Sele	ect Data Input	Out at	1
	Input	output	1
S ₁	So	Y	1
0	0	Da	1
0	1	Do	
1	0	Do	
1	1	D ₂	

Answer No 3:



Answer No 4:

The number on A inputs is 0110 and the number on B is 0011. The A>B output is I and the other inputs are LOW.




Answer No 6:

Jaeslion # 6:-	4-6	it Addive	deu	oder
			0	_
			1	-
			2.	_
			3 -	
	1		4	_
	2		5-	
	u		6.	
-	8		1	-
-	0.1		8 -	
	1		9	_
			10-	
	-		1	
	+		3	_
	-			
			2	-

The 4-bit decoder in order to decode all possible combination of four bits, sixteen decoding gates are= 16. This type of decoder is commonly called either a 4 line to 16-line decoder because there are four inputs and 16 outputs or a 1 to 16 decoder because for any given codes on the inputs, one of the 16 outputs is activated. A list of sixteen binary codes and their corresponding functions is given in diagram.


If an active LOW output is required for each decoded number, the entire decoder can be implemented with NAND gate and inverters. In order to decode each of sixteen binary codes, sixteen NAND gates are required (AND gates can be used to produce active HIGH outputs). A logic symbol from 4 line to 16-line decoder with active LOW outputs is shown in the diagram. The BIN/DEC indicates a binary input makes the corresponding decimal output active.

Answer No 7:




The logic diagram for frequency divider using 3 J-K flip flops and assume 16 kHz frequency of the initial wave form. The negative edge triggered J-K flip flops are used for illustration. Both flip-flops are initially RESET. Flip-flop of A toggles on the negative going transition of each clock pulse. The Q output of flip-flop A clocks flip-flop B, so each time QA makes a HIGH to LOW transition, flip-flop B toggles. The resulting QA and QB are shown in the diagram.

Answer No 8:



Answer No 9:

Logic Diagram for 4-stage Synchronous Binary Counter



Timing diagram for the 4-stage Synchronous Binary Counter

