

NAME

M. Bilal

ID

14726

Dept

Bs(cs)

Semester

4<sup>th</sup>

Assignment No

1

Subject

Computer Architecture

Q1

Q

Ans:

### Data Processing:

Data may take a wide variety of forms and the range of processing requirement is broad.

### Data Storage:

The computer perform a long term data storage on the computer for subsequent retrieval & update.

### Data Movement:

When data are moved over longer distance to or from a remote device the process is known as data communication.

### Control:

With in the computer a control unit manages.

B)

Ans 3-

### Instruction Sequence Unit-

Determines the Sequence in  
Instruction are executed in  
What is referred to as  
a Superscalar Architecture.

### Instruction fetch Unit-

Logic for  
fetching instructions.

### Instruction decode Unit-

The IDU is fed from  
the IFU buffer and is  
responsible for the parsing  
and decoding of all 2/Arct  
Operation Code.

### Load Storage Unit-

It is responsible  
for handling all types of  
operand accesses of all  
length mode and format.



## XU (Translation Unit):

translate instruction. in main memory. Logic into physical address. This Unit from address

## Fixed Point Units

Fixed Point Arithmetic Unit. The executed fixed operation.

## Binary Floating Point Unit

Point Unit. The Binary Floating and hexadecimal floating point operation.

## Decimal Floating Point Unit

The Decimal Floating Point Unit handles both fixed point and floating point operations. That are stored decimal digits.

## Recovery Unit

Keep a copy of the state of the system. The Recovery unit of the complete system.

that include all registers.

Cop's

The Cop is responsible for data compression and encryption function on each core.

L<sub>2</sub> Controller

This is the control that manage the traffic through the two L<sub>2</sub> Caches.

Data L<sub>2</sub>'s

A 1-MB L<sub>2</sub> Data Cache for all memory traffic other than.

C)

Ans:

The IAs operates by respectively performing as instruction cycle. Each instruction cycle consist of two subcycle.

Fetch Cycles

The control circuitry interpreters the opcode and executed the instruction by sending out the appropriate



Control signal to cause data  
to be moved an operation  
to be performed by the ALU.

a)

Ans-

No these programs are never  
considered to be embedded  
because they are not an  
integral component of large  
system.

b)

Ans-

Yes, regardless of what the  
disk drive is used for the  
software within the disk  
drive controls the head disk  
assembly hardware and is  
hard real time as well.

c)

Ans-

No, input output drivers do  
not represent the embedded  
system i.e. a  $\times$  (Personal digital  
Assistant) an embedded  
system is

d)  
Ans:

Yes, PDA is an embedded system like a Personal Computer in hand. because it is just in

e)  
Ans:

Yes, the Cell Phone radio is controlling the hardware in the firmware.

f)  
Ans:

Yes, these computers were generally some of the most powerful computer available when the system was built in a located in a large computer room. occupy almost one whole floor of a building and may be hundreds of meters from the radar hardware.

g)  
Ans:

to the FMS is not connected to the avionics and is used only for a logistics computerization function.



usually the program on a laptop  
is not embedded.

h)

Ans:-

Yes, both in the simulator  
and in the thing being tested  
in the HIL simulated hardware  
is being controlled on both  
side.

i)

Ans:-

Yes, in this case of system  
combination and the pacemaker  
and the person heart.

j)

Ans:-

Yes, it is a part of  
large system the engine through  
it is directly monitoring  
and controlling the engine  
through the special hardware.



Q2

A)

Ans :-

There are four main structural components.

1) Central Processing Unit - Control

the operation of the computer  
perform its data processing  
function often simply referred to  
as processor

2) Main memory's

store data.

3) I/O's

Move data between the  
computer and its external environment

4) System Interconnections

Some mechanism  
that provides for communication.

B)

Ans :-

The characteristic of a family  
are as follows.

Similar or identical instruction sets  
In some cases, the lower end of the family has an instruction set that is a subset of that of the top end of the family. This means the program can move up but not down.

Similar or identical operating systems:

The same basic operation system is available for all family members.

Increase speeds

The rate of instruction execution increase in going from lower to higher family members.

Increasing memory sizes

The size of main memory increase in going from lower to higher family members.

Increasing costs

At a given point in time, the cost of a system increase in a going from lower to higher family members.



c)  
Ans:

A fundamental design approach  
first implemented in the IAS  
computer is known as the  
Stored-Program Concept. This idea  
is usually attributed to the  
mathematician John von Neumann.  
The first publication of the  
idea was in 1945.

D)  
Ans:

The famous Moore's law, which  
was propounded by Gordon Moore,  
cofounder of Intel in 1965. Moore  
observed that the number of  
transistor that could be put  
on a single chip was  
doubling ever year. The pace  
slowed to be doubling every  
18 month in the 1970 but has  
sustained that rate ever since.

Q. 3 )

A)  
Ans:

Computer Architecture  
refer to those

attributes of a system visible to a programmer or, put another way, those attributes that have direct impact on the logical execution of a program.

### Computer organizations

Operational units  $\&$  their interconnection that realize the architectural specification.

B)

Ans:

### CISC :-

The current x86 offerings represent the result of decades of design effort on complex instruction set computer the x86 incorporates the sophisticated design principle are found only on mainframes and supercomputer  $\&$  serve as an excellent.

### RISC :-

The ARM architecture is used in a wide variety



of embedded system is one of the most powerful & best design RISC based system on the market.

c)

Ans:

### Microprocessors

A microprocessor chip include register an ALU & some sort of control unit or instruction processing unit logic.

### Microcontroller's

A microcontroller is a single chip that contain the processor, non volatile memory for the program (ROM) volatile memory for input & output (RAM) a clock and an I/O control unit.

d)

Ans:

### Cortex-A's

The Cortex-A and Cortex-A50 are application processor intended for mobile device such as smartphone & e-book readers.

### Cortex-R3

The Cortex-R is designed to support real-time applications in which the timing of events needs to be controlled with rapid response to events.

### Cortex-M3

Cortex-M Series Processors have been developed primarily for the microcontroller domain where the need for fast, highly deterministic interrupt management is coupled with the desire for extremely low gate count & low possible power consumption.

Q4

2

Ans-

Here is a simple way to understand this problem.

Content are divided up into two 5 bit instructions, LH & RH

LH instruction = 010FA

OP code = 01

address = 0FA

RH instruction = 210FB

OP code = 21



Since this is in hexadecimal form  
you have to convert the number  
to binary form.

LH instruction

$$01 = 000001 = \text{LOAD } m(x)$$

$m(x)$  refers to the memory address  
Location  $0FA$

The first 5 bits of  $0FA$  should  
read -  $\text{LOAD } m(0FA)$

RH instruction.

$$21 = 0010001 = \text{stor } m(x)$$

$m(x)$  refers to the memory address  
Location  $0FB$

The second 5 bit of  $0FA$  should  
read -  $\text{stor } m(0FB)$

Finally the assembly language  
code for  $0FA$   $010FA210FB$  is

LOAD  $m(0FA)$

stor  $m(0FB)$

2) Here is a simple way to  
understand this problem.

Content are divided up into two  
5 bit instruction, LH & RH

$$\text{LH instruction} = 010FA$$

$$\text{opcode} = 01$$

$$\text{address} = 0FA$$

$$\text{RH instruction} = 010FB$$

$$\text{opcode} = 01$$

Address = 08D

Since this is in hexadecimal from you have to convert the number of binary form.

LH Instruction

01 = 000001 = LOAD M(x)

M(x) refers to the memory address location 0FA

The first 5 address bits of 08B should read - LOAD M(0FA)

RH Instruction

0F = 00001111 = jump + M(x, 0:19)

refer to the memory address location 08D

The second 5 bits of 08B should read - jump + M(08B, 0:19)

finally the assembly language code for 08B at 0FA of 08D is

LOAD \*M(0FA)

jump + M(08D, 0:19)

3) Here is a simple way to understand this problem.

Content are divided up into two 5 bit instruction LH & RH

LH instruction = 020FA

opcode = 02



address = 0FA

RH instruction = 210FB

opcode = 21

address = 0FB

Since this is in hexadecimal from  
upto Convert the number to binary  
from.

LH instruction

02 = 0000010 = LOAD - M(x)

M(x) refers to the memory  
address location 0FA.

The first 5 bits of 02C  
should read - LOAD - M(0FA)

RH instruction.

21 = 0010001 = stor m(x)

M(x) refers to the memory  
address location 0FB.

The second 5 bit of 02C  
should read - stor m(0FB)

Finally the assembly address

code for 02C 020FA 210FB

is LOAD - M(0FA)

stor m(0FB)

b) Explain what is this program  
does?

Ans:-

In 02C address the M(0FA)

transfer to the accumulator and

Page # 5  
ID 14726

take next instruction from left  
half of  $m(OA)$ .

2) In  $OA$  address, the  $m(OA)$   
transfer to the accumulator  
& the transfer content of accumulator  
to memory location  $OB$ .