


(1)

Name # Syed Muhammad Shah Rizvi
ID # 14520
BS(cs) 4th Semester
Sir Muhammad Amin
Computer Architecture

Give ans to each of the following.

Q-NO-(1)

Ans (1)



- * IFU: stand for instruction decode Unit. The IFU is responsible for the parsing and decoding of all 2/ Architecture operation codes.
- * LSU: stand for load store Unit it is responsible for handling all type of operand access of length modes and formats.
- * L2: stands for Transition Unit. This unit translate logical address from instruction into

(2)

#11520

Physical address in the main memory.

FPU: The fpu executes fixed point arithmatic operation.

BFU: Stands for Binary Floating point Unit
The Bfu handles all binary and hexadecimal floating point operation

DFU: Stands for Decimal Floating point unit
The DFU handle both fixed point and floating operation on numbers that are stand as decimal digits.

RU: (Recovery Unit) . The RU keeps a copy of the complete state of the system that include all registers.

CoP: (Dedicated Co-processor) The Cop is responsible for data compression and function for each other.

L2-Caches & This is control logic that manage the traffic through the two L2-caches.

Data L2 = 1MBs L2 cache for all memory traffic other than instruction.

Inst L2 = 1MBs instruction cache.

Ans B: The IAs operations by respectively performing an instruction cycle. Each instruction cycle consists of two sub-cycle.

1) Fetch cycle: The opcode of next instruction is called into the IR and the address portion is loaded into the MAR. This instruction packet taken from the IIR.

2) Execute Cycle: This control circuitry interprets the opcode & execute the instruction packet by sending out the appropriate control and signals to cause data to be moved or an operation to be performed by ALU.

Ans C: Often embedded systems are tightly coupled to their environment. This can give rise to real time constraints such as required speeds of motion. This imposes more complex real time constraints list of daily life.

Ans D: The given below are the application that require the great power of contemporary microprocessor system are 1) Image processing 2) Three dimension 3) Speech recognizing 4) Undo conferencing 5) Multimedia authoring 6) Voice and video construction of files 7) Simulators modeling.

(4)

Ans (E) Here some of techniques used to increase the speed.

1) Pipelining - Pipelining enable to processor to work simultaneously on multiple instruction by performing a different phase for each of the multiple instruction.

2) Branch prediction - Branch prediction. Potentially increase the amount of work available for the processor to execute.

3) Speculative Execution - This is the activity to issue more than one instructions in every processor clock cycle.

Ans (F) The process which is created due to increase the clock speed and logic density of the processor are given below.

* Power - As the density of logics and the clock speed on a chip increase so the power density increase and also dissipated that heat.

* Memory latency - Memory access speed (latency) and transfer speed (through put) are processor speed.

Ans (G) The speed using a parallel processor with N processor that fully exploits the parallel portion of

(5)

the program is as follows.
Speedup time to executes program on
a single processor / time to executes program on
N parallel processors =

$$T(1-f) + f/N = K(1-f) + f/N$$

Ans (H) * Multicores = the use of multicores processors on the same chipcodes the potential to increase performance without increasing the clock rate.

* MIM = leap in performance as well as the challenges number of core.

* GPUs = Core designed to perform parallel operation on graphics. It is used to encode and render 2D and 3D as well as processes video.

Ans (4) QPI protocol layer =

In this layer of transfer. One key function perform at this level in a cache coherency protocol, which deals with making sure that main memory values held in multiple caches are consistent. A typical data packet payload is a block of data being sent to or from a caches.

Q-1 Physical and logical architecture.

As 1) A very complex device also referred to as a chip or a host bridge connect the processor and memory subsystem to the PCI Express switch fabrics comprising one or more PCIe and PCIe switch devices.

PCIe links from the chipset may attach to the following kind of devices that implements PCIe.

- Switch: The switch manages multiple PCIe streams
- PCIe endpoints: In I/O devices or controllers that implement PCIe such as gigabit ethernet switch a graphics or video controller, clock interface or a communication controller.
- PCIe/PCI bridge: Allows older PCI devices to be connected to PCIe-based systems.

Q-NO-2

As 2)

Main structured component of a computer -
 There are four main structured component.

- 1) CPU: Controls the operations of computer and perform its data processing function; often simply referred to as processor.
- 2) Main memory: Stores codes
- 3) I/O: Moves data b/w the computer and external environments.
- 4) System inter connections as some mechanism that provides for communication.

⑦

Ans (b) The ~~characteristic~~ characteristic of a family are as follow

- * Similar or identical instruction set. In some cases the lower end of family has an instruction set that is a subset of that of the top of the family. This means that program can run but not down.
- * Similar or identical operating systems. The same basic operating system is available for all family.
- * Increasing speed - The rate of instruction execution increasing in going from lower to higher family members.

Ans (c) - Stored Program Computer.

A fundamental design approach first implemented in the AS computer is known as the stored program concept. This idea is usually attributed to the mathematician John von Neumann.

The first publication of the idea was in 1945 proposed by von Neumann for a new computer the EDVAC in 1946, von Neumann and his colleagues began of a new stored program computer.

Ans (P) Moore's Law :-

The famous Moore's law which was proposed by Gordon Moore cofounder of intel in 1965. [Moore 65]. Moore observed that the number of transistors that could be put on a single chips was doubling every year or 18 months in the 1970s but has sustained by that rate ever since.

Moore's Law are pretend.

- 1) The cost of computer logic and memory circuitry has fallen at a dramatic rate.
- 2) Because logic and memory elements are placed closer together on more densely packed chips. The dielectric path length is shared increasing operating.
- 3) The computer becomes smaller making more convenient to place in a variety.
- 4) There is a reduction in power requirement.
- 5) With more circuitry on each chip, there are fewer interchip connections.

Ans (E): Instruction Cycle state Diagram :-

- * Instruction address calculation.
- * Instruction Fetch
- * Instruction operation decoding
- * Operand address calculation
- * Operand fetch
- * Data operation
- * Operand store.

Ans (F) Classes :-

(i) Program :- It is generated by some condition that occurs as a result of instruction, execution.

(ii) Timer :- It is generated by some conditions that occurs as a result of instruction, execution.

(iii) I/O :- It is generated by an I/O controller.

(iv) Hardware failure :-

It is generated by a failure of memory parity errors.

Ans (G) Bus Interconnection Scheme :-

The most computer interconnections structure are based on the use of one or more system buses. A system bus consist, typically from about fifty to hundred of separate lines. The lines can be classified into three functional groups.

Data address & control lines.

Q-NO-3

Differentiate each of the following.

Ans) Computer Architecture

- (i) Architecture what the computer does
- (ii) Computer architecture deals with function
- (iii) Behaviour of computer system.
- (iv) Architecture indicates us hardware

Computer Organization :-

- (i) Organization describe how it does it
- (ii) Computer organization deals with structural relationship
- (iii) Organization indicates its ~~proper~~ performance.

Ans (B) RISC

- (i) The original microprocessors ISA
- (ii) Instructions can take several clock cycles
- (iii) More efficient use of RAM
- (iv) Large number instruction
- (v) Compound addressing modes

CISC :-

- (i) Redesigned ISA that emerge in the early 1980s
- (ii) Single cycle instructions
- (iii) Heavy use of RAM

- (ii) Small number of fixed-length instructions
- (iii) limited addressing modes.

Ans (c)

Microprocessor :-

- (i) Microprocessor is a heart of computer system
- (ii) Since memory and I/O has to be connected externally the circuit becomes large.
- (iii) Cost of the entire system increases.
- (iv) Mainly used in personal computers.

Microcontroller :-

- (i) Microcontroller is a heart of embedded form system
- (ii) Since memory and I/O present internally, the circuit is small
- (iii) Cost of the entire system is low
- (iv) Used in washing machine, MP3 players.

Ans (d)

	Cortex-A	Cortex-R	Cortex-M
Architecture profile	ARMv7-A ARMv8-A	ARMv7-R ARMv8-R	Cortex-M ARMv7-M ARMv8-M
Instruction set	32-bit/64bit	32-bit	32-bit
Interrupts	software manage	Deterministic software manage	Hardware manage
Operating system support	Rich OS/RTOS	RTOS	RTOS
Example processors	Cortex-A1	Cortex-R8	Cortex-M7

Ans (E)

Interrupt

* In the interrupt cycle the processor check to see if anyone interrupts have occurred, indicate by the presence of an interrupt signal.

Without Interrupt:

* If no interrupts are pending, the processor proceeds to the fetch cycle and fetches next instruction of current program.

Ans (F)

Disable interrupt:

Simply means that the processor can and will ignore that interrupt request signal. If an interrupt occurs during this time, it generally remains pending and will be checked by the processor after the processor has enabled interrupts.

Nested Interrupt:

is to allow an interrupt of higher priority to cause a lower-priority interrupt handler to be itself interrupted. I used program behaves at $t=0$ at $t=10$ a printer interrupt occurs.

Ans (G) Programming in Hardware

we contract a general purpose configuration of arithmetic and logic function of Hardware used perform various function date in the original case. Suppose

* Programming in Software

(new method programming is much easier instead of rewriting the hardware for each new program. all new need to do is provide a new sequence of code. Each code is an effect can instruction and part of the hardware intercept each interaction and generates control signal. The

Q-NO-4

Ans (A) (i) Solution

LH instruction	= 050FN
OP code	= 0FN
RHS instruction	= 210FB
OP code	= 21
address	= 0FB

This is a hexadecimal form you have to convert the numbers to binary form (use IAS instruction set)

LH instruction.
01 = 0000001 = Load M(x)

M(x) refers to memory address location of FA
The first 5 bits of OBA should read
Load - M(OFA)

RH Instruction

H = 00100001 = STOREM(x)

M(x) refers to the memory address location OFB

The second 5bit of OBA should read STORE M(OFB)

finally the assembly language code for OBA
010FA210FB is

LOAD M(OFA)
STORE M(OFB)

② Contents are divided up into two 5 bit instructions. LH & RH

LH Instruction = 010FA

OP code = 01
address = OFA

RH Instruction = 0F08D

OP code = 0F
address = 08D

This Hexadecimal form convert into binary form

LH instruction =

01 = 00000001 = LOAD M(x)

$M(x)$ refers to the memory address location $0FA$
The first 5 bit of $08B$ should read
Load $M(0FA)$

RH Instruction :-

$DF = 00001111 = \text{jump}^+ M(x, 0:19)$

refers to the memory address $08D$
Finally the assembly language code for

$08B \quad 010FA0F08D \quad IS$
Load $M(0FA)$
Jump $+ M(08D, 0:19)$

(3) LH instruction = $020FA$
OP code = 02
address = $0FA$

RH instruction = $210FB$
OP code = 21
address = $0FB$

(b) What is program does :-
In $08B$ address the $M(0FA)$ transfer to the accumulator to the memory location $0FB$.
In $08B$ address the $M(0FA)$ transfer to the accumulator from left half of $M(08D)$
In $08C$ address the $M(0FA)$ transfer to accumulator and transfer contents to memory location $(0FB)$

Part - B

Answers :-

a) Opcode = 00000001
Operand = 0000000000010

b) In the beginning, the CPU have to fetch the instruction from the memory, then, the instruction will include the address of the data which is required to load. Through the execution time, the memory will be accessed in that time to load, the data contents which is loaded at that address for a total of two trips to memory

PART - C

Effective CPI :-

$$CPI = (4 \times 46000) + (2 \times 33000) + (2 \times 16000) + (2 \times 5000) / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

MIPS :-

$$MIPS \text{ rate} = 60 \text{ MHz} / 1620 \times 10^6$$

$$MIPS \text{ rate} = 60 \times 10^6 \text{ Hz} / 1620 \times 10^6$$

$$60 \text{ Hz} / 1620$$

$$MIPS \text{ rate} = 0.037$$

Execution Times :-

$$T = I_c / (MIPS \times 10^6)$$

$$T = 104000 / (0.037 \times 10^6)$$

$$\bar{T} = 2811 \times 10^{-3}$$

$$T = 2.811 \text{ sec}$$

PART - D

Solution :-

(a)

Instruction type	CPI	Instruction time
Arithmetic logic	1	60%
load/store with cache	2	18%
Branch	4	12%
memory reference with cache miss	12	10%

The average CPI = $(1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$

Therefore CPI has been increased since the time for memory access is also increased.

(b) MIPS = $400 / 2.64 = 152$

There is corresponding drop in the MIPS rate.

(c) $T = IC / \text{MIPS} \times 10^6$

for the one processor

$$T_1 = (2 \times 10^6) / (178 \times 10^6) = 1 \text{ ms}$$

(15)

for the 8 processors each program processor
execute $1/8$ of the 2 million

(d) By depending on the information given, it is
not obvious how to quantify the effect in
Amdahl's equation. Therefore if it is supposed
that the fraction of code,

PART 2 E

1(a) The PC contain 300, the address of the
first instruction. This value is loaded into the
MAR.

(b) The value in location 300, is loaded into MBR
and the PC is incremented. The two steps can be
done in parallel.

(c) The value in the MBR is loaded into the IR

2(a) The address portion of the IR (940) is
loaded into the MAR.

(b) The value in location 940 is loaded into the
MBR

(c) The value in the MBR is loaded into the IR.

3(a) The value in the PC (302) is loaded into
MBR and PC is incremented

(c) The value in MBR is loaded into the IR

PART - F

Answer :-

a) $2^{24} = 16 \text{ MBytes}$

b/i) if the load address is 32 bit the whole address can be transfer at once and decoded in memory, However the data bus is only 16 bits. It will requires 2 cycle to fetch \odot

ii) The 16 bits of the address placed on the address bus can't access whole memory interface control is needed to latch the first of the address & then the second part.

c) The program counter must be atleast 24 bits, typically 32-bit microprocessors will have a 32-bit external address bus and 32 bit program

PART G

A bus cycle takes 0.25 Hz , so a memory cycle takes $1 \mu\text{s}$. If both operands are even aligned it takes 2 μs to fetch the two operands. If one is odd aligned the time required is $3 \mu\text{s}$. If both are odd aligned, the time required is $4 \mu\text{s}$.