

DIGITAL LOGIC DESIGN:

ASSIGNMENT: 8.



SIR. MUHAMMAD AMIN.

NAME: M. HASSAN ADEEL.

ID: 15437.



DEPARTMENT: SOFTWARE ENGINEERING.

Q. 1




Clock pulse	Q ₁	Q ₀
Initially	0	0
1	0	1
2	1	0
3	1	1
4 (Recycle)	0	0

Q: 2)



C. Pulse	Q ₂	Q ₁	Q ₀
Initially	0	0	0
1	0	0	0
2	0	0	0
3	0	0	1
4	0	1	0
5	1	0	0
6	1	0	1
7	1	1	0
8 (Recycle)	1	1	1


Q. 3)



The worst case delay occurs on CLK-Q₀,

The ^{high} delay is 8ns, because in the case of synchronous binary, the propagation delay is independent of the number of flip-flop used.

Q: 4)



The worst case delay occurs at Q₂

The delay interval equals to three times the delay time at Q₂.

$$3(8\text{ns}) = 24\text{ns}$$