

DLD Final Paper

M. Abbas

13063


BSSE-B

Page: 01

Q1) Draw a logic circuit using the input (A, B, C, D) and output (x) waveforms in Fig 01

Sol.:-

The output expression for the circuit is developed in the SOP form indicates that output is High when A is low and C is High or when B is low and C is High or when C is Low and D is High.



$$X = \overline{\overline{A+B}}C + \overline{\overline{C}}D = (\overline{A+B})C + \overline{C}D = \overline{A}C + \overline{B}C + \overline{C}D$$

Q2) For the 4-input multiplexer, data inputs are:
 $D_0 = 0$, $D_1 = 1$, $D_2 = 0$, $D_3 = 1$

Find output y if

$$S_0 = 1 \quad S_1 = 0$$

$$S_0 = 0 \quad S_1 = 1$$

$$S_0 = 1 \quad S_1 = 1$$

$$S_0 = 0 \quad S_1 = 0$$

Sol:-

A 4x1 multiplexer has 4 input lines (D_0, D_1, D_2, D_3)
 two select input (S_0 and S_1) and one output line y

if $S_1 S_0 = 00$ then $y = D_0$
 if $S_1 S_0 = 01$ $y = D_1$
 if $S_1 S_0 = 10$ $y = D_2$
 if $S_1 S_0 = 11$ $y = D_3$

Data input		output
S_1	S_0	y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

Q3

Sol :-

Full adder 4

$$C_4 = A_4 B_4$$

$$C_4 = A_4 + B_4$$

Full adder 3

$$C_3 = A_3 B_3$$

$$C_3 = A_3 + B_3$$

Full adder 2

$$C_2 = A_2 B_2$$

$$C_2 = A_2 + B_2$$

Full adder 1

$$C_1 = A_1 B_1$$

$$C_1 = A_1 + B_1$$

Full adder 1:

$$C_{out} = C_1 + C_1 C_{in1}$$

Full adder 2:

$$C_{in2} = C_{out1}$$

$$C_{out2} = C_2 + C_2 C_{in2} = C_2 + C_2 C_{out1} = C_2 + C_2 (C_1 + C_1 C_{in1})$$
$$= C_2 + C_2 C_1 + C_2 C_1 C_{in1}$$

Full adder 3

$$C_{in3} = C_{out2}$$

$$C_{out3} = C_3 + C_3 C_{in3} = C_3 + C_3 C_{out2} = C_3 + C_3 (C_2 + C_2 C_1 + C_2 C_1 C_{in1})$$
$$= C_3 + C_3 C_2 + C_3 C_2 C_1 + C_3 C_2 C_1 C_{in1}$$

Full adder 4


$$C_{in4} = C_{out3}$$

$$C_{out4} = C_4 + C_4 C_{in4} = C_4 + C_4 C_{out3}$$
$$= C_4 + C_4 (C_3 + C_3 C_2 + C_3 C_2 C_1 + C_3 C_2 C_1 C_{in1})$$
$$= C_4 + C_4 C_3 + C_4 C_3 C_2 + C_4 C_3 C_2 C_1 + C_4 C_3 C_2 C_1 C_{in1}$$

M. Abbas
03 continue


13063

Page: 04



Q4) Determine the $A=B$, $A>B$, and $A<B$ outputs for the input numbers shown on the comparator.

Sol.:-



A	B	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

→ Truth Table

From the above expressions ~~we~~ ~~can~~ for each output can be expressed as.

$$A > B: AB'$$

$$A < B: A'B$$

$$A = B: A'B' + AB$$

Now we can derive the formula.

$$(A < B) + (A > B) = A'B + AB'$$

Taking compliment both sides

P.T.O

Q4 continue

$$((A < B) + (A > B))' = (A'B) + AB'$$

$$((A < B) + (A > B))' = (A'B')(AB')$$

$$= (A+B)(A'+B')$$


$$= (AA' + AB + A'B' + BB')$$

$$= (AB + A'B')$$

Thus


$$((A < B) + (A > B))' = (A = B)$$

Logic circuit for this comparator



Q5) Convert ~~binary~~ Gray code words
to binary: 1011

Sol:-



Gray code

$$\delta_3 = b_3$$


$$\delta_2 = b_2 + b_3$$

A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	0

Q6) Draw and explain 4-bit active low decoder.

Sol:-


A Decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence of binary code 0011 are shown. It has an Active low output.



Active low decoder


Q7) Draw and explain the logic diagram for frequency divide

sol:-



Explanation:- It can be seen from the frequency waveforms above, that by "Feeding back" the output from Q to the input J, the output pulse Q have a frequency that are exactly one half that of the clock frequency.

Q8



Q9

Sol:-

