

Truth table.

A	B	Q_0	Q_1	Q_2	Q_3
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

Q1 (part C)

Decimal to BCD encoder.

Sol

encoder has ten inputs - one for each decimal digit and four outputs the outputs indicate the BCD code that represent the active input.

DEC/BCD


Decimal input.	—	0		—
	—	1		—
	—	2		—
	—	3	1	—
	—	4	2	—
	—	5	4	—
	—	6	8	—
	—	7		—
	—	8		—
	—	9		—

} BCD output

Q(1) Draw and explain the logic diagram


(a) A circuit for adding or subtracting two 4-bit numbers.

Ans In Digital Circuit, A binary Adder-Subtractor is one which is capable of both addition and subtraction of binary numbers is one circuit itself. it is one of the components of (ALU)



Q(1)(b)

4 bit active low decoder.



Q2

Example 2: 4x1 Mux

A 4x1 mux has 4 input lines (D_0, D_1, D_2, D_3), two select input (S_0 & S_1), and one output line Y . (see figure 3)

if $S_1 S_0 = 00$. then $Y = D_0$

if $S_1 S_0 = 01$. then $Y = D_1$

if $S_1 S_0 = 10$. then $Y = D_2$

if $S_1 S_0 = 11$. then $Y = D_3$

Thus the output signal Y can be expressed as:

$$Y = \underbrace{S_1 S_0}_{\text{minterm } m_0} D_0 + \underbrace{S_1 \bar{S}_0}_{\text{minterm } m_1} D_1 + \underbrace{\bar{S}_1 S_0}_{\text{minterm } m_2} D_2 + \underbrace{\bar{S}_1 \bar{S}_0}_{\text{minterm } m_3} D_3$$

obviously, the input selected to be passed to the output depends on the minterm expression of the select inputs.




Figure 3: A 4x1 Multiplexer

in general:

For MUXes with n select inputs, the output Y is


Given by

$$Y = m_0 D_0 + m_1 D_1 + m_2 D_2 + \dots + m_{2^n - 1} D_{2^n - 1}$$

Where m_i = i th minterm of the select inputs Thus.


$$Y = \sum_{i=0}^{2^n - 1} m_i D_i$$

Example 3: Quad 2×1 Mux
Given two 4-bit numbers A and B, design a multiplexer that select one of those 2 numbers based on some select signal S. obviously, the output (Y) is a 4-bit number.




4-to 1 Mux output

input		output Y
S0	S1	Y
0	0	$Y = D0 = 0$
0	1	$Y = D1 = 1$
1	0	$Y = D2 = 0$
1	1	$Y = D3 = 1$




S1	S0	Y
0	0	D0
0	1	D1
1	0	D2
1	1	D3




Determine the Boolean expression for Y as a function of D_i and S_i .

a4



(Q5)




Synchronous Counters.
are different from ripple
counters in that clock pulses
are applied to the inputs
of all flip-flops. A common
clock triggers all flip-flops
simultaneously rather than
one at a time in succession
as in a ripple counter.

Binary Counter:


The design
of a synchronous binary
counter is so simple that
is no need to go through
a sequential logic design
process.

Q6) Synchronous counter waveform Timing Diagram

86M.



Count
table



Q3


Parity generators and checker. Logic circuit that generates the Parity bit in the transmitter. on the other hand, a circuit that checks the Parity in the receiver is called Parity checker.

A combined circuit or devices of Parity generators and Parity checkers are commonly used in digital system to detect the single bit errors in the transmitted data word. The basic principle involved in the

implementation of Parity Circuits is that sum of odd number of 1s always 1 and sum of even number of 1s is always zero. Such error detecting and correction can be using EX-OR gates (since EX-OR produce zero output when there are even number of inputs.)

To produce two bits sum one EX-OR gate is sufficient whereas for adding three bits two EX-OR gates are required as shown in below figure

14
Page



Two
Bits

Three
Bits