

Name: Muhammad Musa

Department: BS(CS)

Semester: 4th


*ID* # : <u>15366</u>

Sessional Assignment No : 1st

Subject : <u>Computer Architecture</u>

Submitted To: Muhammad Amin Sir

Dated : <u>17<sup>th</sup> May 2020</u>



(2) · IFU (instruction fetch unit): fetching instructions. IDU (instruction decode unit is responsible the IFU buffers, and decoding for the passing and all z/Architecture operation endes. LSU ( load-store unit is responsible for handling all types of operand accesses of all lengths, modes, and formats às défined in z/Aschitecture. XU (translation unit): unit translates Logical addresses from instructions into physical addresses in main memory. FXU (Fixed-point unit)= The FXU executes fixed-point crithmetic operations. BFU (binary floating-point unit):
The BFU handles cult binary and hexadecimel floatingpoint operations. DFU (decimal floating-point The DFU handles point and floating-point operations on numbers that lave stoyed digits. decimal RU ( secovery unit The RU Keeps a copy of the complete state

(5) embedded system because the software running in these computors control the tradar hardware: therefore, the computers are an integred component of a large system. 9. If the FMS is not connected to the avionics and is used only for Logistics computerizations, a function readily performed on a laptop, 'laptop, then the FMS Vis clearly not embedded. h. Yes, both in the simulator, and in the thing being tested in the HIL Simulator. Havelware is being controlled on both sides. i. Yes, in this case of the "system" is the combination of the paremakes and the Person's heart. Yes, it is part of a large system, the engine, and it is directly moritoring and controlling the engine through special hazelware. Q2: Ans.(A) There are four main structural components: 1. Central Processing Unit controls the operation of the computer and pasform

(7) memory increasing in going from lower to higher family members. Increasing cost: time, the cost of a system increases in going from lower to higher family members. Ans.(C) Stored-program Computer:
A fundamental design approach first implemented in the IAS computer is known as stored. Program computer.
This idea is usually attributed to
the mathematician John von Neumann. In 1946, von Neumann and his colleagues began the design of new Stored Program computer, referred to a the IAS computer, at the Princeton institute for Advance Studies. It consists of: · A main memory, which stores both data and instructions. · An asithmetic and logic unit (ALU)
capable of operating on binary
data. Godon Moore, cofounder of Intelline Ans: (D) Moore's Law :-

8 Moore observed that the number of transistors that could be put on a single thip was doubling every gear! The consequences of Moore's law are profound: 1. The cost of computer logic and memory circuitry has fallon at Because logic and memory elements are placed closes together on more densely packed chips, the electrical path length is shortered, increasing operating speed. becomes smaller, making computer! it more convenient to place in variety of environments. reduction in power requirements. S. With more circuitry on each chip, there are fewer interchip connections. Q3 ,-Architecture: refers to those attributes of a system visible to a put another attributes that have a disect impac on the logical execution A term that is often used ably with computer architecture is

(9) instruction set architecture (ISA). Computer Organization: theib units and the aschitecinnections that realize specifications. Examples of the number to represent various types (e.g. numbers, characters). [0 mechanisms, and techniques for addressing memory. Ans-(B) CISC :-The current 2186 offering represent the results design effort ON computers (CISCs). The once found on mainframes and supercomputers serves as an excellent example of CISC design. An alternative approach to Processor design is computer and is one of

(10) best-designed RISC-based systems on the market. In this section and the next. we provide a overview of these systems. And Microprocessor Microprocessor chips include registers, an ALU, and some unit or instruction processing logic. As transistor density increased, it became possible to of control increased, it became possible the increase the complexity of the instruction set dechitecture, and alternately to add memory and more othan one processo Microcontroller: A microcontroller is a single chip that contains the processos, non-volatile memory for the program (ROM), volatile memory and an Ild control unit the processor portion of the microcontroller has a much silicon area than other microprocessor and much higher energy eff Ans: (D) Corten-A: The cortex-A and coxtex-ASD are application processors, intended

(11) for mobile devices such as smartphones and eBook readers, as well as consumes devices such as digital TV and home geteways (e.g. DSL and cable interact moderns). These processors run at higher cluck frequency (over 16Hz), and support a memory management unit (MMU). Costex-R. The costex-R is designed to support real-time applications, in which the timing of events needs to be controlled with sopid response to events. They can sun at a faitly high clock frequency and have very low response latency. ortex-Mi Costex-M series Processors have been developed primarily for the microcontroller domain where the need for fast, highly deterministic interrupt management is compled with the desire for extremely low gate count and lowest possible power consumption. 1242

Ans (A) 1. LH instruction = 010FA opcode: 01, address = OFA

(12) RH instruction = 210FB opcode = 21, address = OFB Now convert numbers to binary form: LH instruction: 01 = 00000001 = LOAD M(X) = LOAD M(OFA) RH instruction: 21 = 00100001 - STOR M(X) STOR M(OFB) Hence the assembly language code for OSA O10FA210FB is LOAD M(OFA) STOR M(OFB) 2. LH instruction = OIOFA opcode = 01, address = OFA 01 = 00000001 = LOAD M(X) = LOAD M(OFA) RH instruction = OFOSD operade = OF, address = OSD OF - 00001111 - JUMP + M(X, 0:19) = JUMP + M (08D, 0:19) Hence the assembly language for OSB 010FAOFOSD is LOAD M(OFA) JUMP + M (08D, 0:19)

