

Name: Uzair

Page (1)

ID: 13909


(1) Design an area efficient layout diagram for the CMOS logic shown below

$$F = AB + (CD)E$$

Ans -

N = • Series
+ Parallel


P = • Parallel
+ Series



Q(2) Give the subsystem design consideration of a four-bit adder.

Ans

Now I want to design an subsystem design consideration of a four bit adder.



Name = uzair

Page (3)

ID = 13909

=> Design of 4-bit adder

Inputs			Outputs	
A_k	B_k	C_{k-1}	S_k	C_k
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

From Table one form of the equation is:

Sum

$$S_k = H_k C_{k-1}' + H_k' C_{k-1}$$

New carry

$$C_k = A_k B_k + H_k C_{k-1}$$

Where Half Sum

$$H_k = A_k' B_k + A_k B_k'$$

(13) Discuss the VLSI issues and design Trends

Ans First of all I want to discuss about VLSI ^{design} issues.

So

=> The VLSI design issues =

=> Realize a given specification on silicon, optimizing the following features

=> Area (yield)

=> Power dissipation

=> Speed

=> design time

=> Testability

=> optimization cannot be done in one step

=> partition Problem & optimize subproblems.

Name = Uzair

Page(s)

ID = 13909

=> Now I'm discussing about
VLSI design Trends

=> The Trend in design & manufacturing of very large scale integrated circuit shows an ongoing move towards smaller devices on increasing wafer dimensions. CMOS has become the prevailing technology due to its high speed and packing density coupled with low power consumption.

=> There are several trends in VLSI design processor, memory, I/O devices, computer hardware & software, telecommunications, databases and work houses etc.

(Q3) (B)

Explain with neat diagram
Simple Parity Check Code.

Ans: A parity check code is the process that ensures accurate data transmission b/w node during communication. A parity bit appended to signal bit to create an even or odd bit number the number bits with value on.




Ex: Example

Sequence	even Parity bit	odd Parity bit
0100010	01000100	01000101
1000000	10000001	10000000

P. T. o

Q6)

Ans



Q(14)

Ans: The inverters have always lower limit of the power depends on the sum of the nmos and pdd.

→ Logic Function is implemented by pull-down network only

⇒ Full swing output
 $V_{OL} = GND$ and $V_{OH} = V_{DD}$

⇒ Faster switching speeds.

Name: Uday

Page (10)

ID-139109


3x1 Mux Truth Table

S_2	S_1	S_0	out put
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7


4x1		
S_1	S_0	Y
0	0	T_0
0	1	T_1
1	0	T_2
1	1	T_3

2x1		
S_1	S_0	Y
0	0	I_0
0	1	I_1

Diagram



Name =
Date =



Page = 11

ID = 13409

Handwritten notes on lined paper at the bottom of the page, including the words "Ans:- The" and "Carry".

Name = usar

Page = 12

TD = 13909

8x1 mux By Vol method

$$I_0 = \bar{S}_2 \bar{S}_1 \bar{S}_0$$

$$I_1 = \bar{S}_2 \bar{S}_1 S_0$$

$$I_2 = \bar{S}_2 S_1 \bar{S}_0$$

$$I_3 = \bar{S}_2 S_1 S_0$$

$$I_4 = S_2 \bar{S}_1 \bar{S}_0$$

$$I_5 = S_2 \bar{S}_1 S_0$$

$$I_6 = S_2 S_1 \bar{S}_0$$

$$I_7 = S_2 S_1 S_0$$