

NAME: M. HASSAN ADEEL.

ID: 15437.

DEPARTMENT: SOFTWARE ENGG.

PAPER : DIGITAL LOGIC DESIGN.


TEACHER : SIR. AMIN.

Q:1) Draw and explain logic diagram for each of following.

(A) A circuit for adding or subtracting two 4-bit number :-

(1) 4-bit full Adder:


The full adder is logical circuit, that performs an addition operation on three binary digits and just like an half adder, it also generate carry. In many ways full adder can be used as half adders connected together.




(b) 4-bit full Subtractor:

The 4 bit full subtractor is logical circuit & that perform subtraction operation on three binary digits, & just like on half subtractor, it also generate Borrow. In many ways full

Subtractor can be used as half subtractor connected together.




(b) 4-bit active Low Decoder:




Here we use 4 bit input signal A. It detects the value 1001. The active low decoder means that output is active, it has logic value, which is low, rather than logic value high. This decoder works as active low enable input is high.

## (C) DECIMAL TO BCD ENCODER :-



A decimal to BCD encoder is also known as 10 line to 4-line encoder it accepts 10 inputs and produces 4-bit output corresponding to activated decimal input.

(d) Frequency divider (use 3 J-K flip flop and assume 16 kHz frequency as initial waveform)



Here we assume the frequency is 16 kHz


So  $f/2$ ,  $f = 16/2 \Rightarrow 8 \text{ kHz}$ .

Q: 2: For 4 input multiplexer, data inputs are given as

$$D_0 = 0, D_1 = 1, D_2 = 0, D_3 = 1.$$


find input  $x$  if select input are.

(a)  $S_0 = 1, S_1 = 0$



$$S_0 \cdot S_1 = 10 \cdot D_1$$


(b)  $S_0 = 0, S_1 = 1$



$$S_0 \cdot S_1 = D_1$$

$$0 \cdot 1$$


(c)  $S_0 = 1, S_1 = 1$



$$S_0 \cdot S_1 = D_2$$


$$1 \cdot 1$$

(d)  $S_0 = 0, S_1 = 0$




$S_0, S_1 = D_3$   
1.1.

Q.3 Timing diagram in figure: 01 shows inputs to a 9-bit parity checker. Draw the  $\Sigma_{\text{even}}$  and  $\Sigma_{\text{odd}}$  output for every parity checker.







Q4



Q:5)





Question : 6

Draw the logic diagram and timing diagram for the 4-stage synchronous binary counter. Verify that the waveforms of the Q outputs represent the proper binary number after each clock pulse.

