Name : Sufyan Ahmad

ID : 13062

**Digital Logic & Design (Lab)** 

**Examination: Lab** 

**Instructor: Muhammad Amin** 

**Programs: BS(SE)** 

Course Codes: SEC-201/CSC-201

Semester: Summer 2020

Date: Oct. 5, 2020

## Q.1 Design and verify the logic circuit for the following:

(a) Half adder using logic gates

#### **Answer**:

## Half Adder

INPUTS		OUTPUTS		
Α	В	SUM	CARRY	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	

From the equation, it is clear that this 1-bit adder can be easily implemented with the help of EXOR Gate for the output 'SUM' and an AND Gate for the carry. Take a look at the implementation below.



# (b) : Half-subtractor using logic gate: Answer : Half subtractor :

The designing of half subtractor can be done by using logic gates like NAND gate & Ex-OR gate. In order to design this half subtractor circuit, we have to know the two concepts namely difference and borrow.



If we monitor cautiously, it is fairly clear that the variety of operation executed by this circuit which is accurately related to the EX-OR gate operation. Therefore, we can simply use the EX-OR gate for making difference. In the same way, the borrow produced by half adder circuit can be simply attained by using the blend of logic gates like AND- gate and NOT-gate.

#### **Truth Table**

The half subtractor truth table explanation can be done by using the logic gates like EX-OR logic gate and AND gate operation followed by NOT gate.

First Bit	Second Bit	Difference (EX-OR Out)	Borrow (NAND Out)
0	0	0	0

1	0	1	0
0	1	1	1
1	1	0	0

#### (c) J K Flip flop : Answer :

The JK flip flop is basically a gated SR flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level "1". Due to this additional clocked input, a JK flip-flop has four possible input combinations, "logic 1", "logic 0", "no change" and "toggle". The symbol for a JK flip flop is similar to that of an *SR Bistable Latch* as seen in the previous tutorial except for the addition of a clock input.



#### The Truth Table for the JK Function

	Clock	Inj	put	Out	tput	
	Clk	J	К	Q	Q	Description
same as	×	0	0	1	0	Memory
	×	0	0	0	1	no change
for the Jk Latch		0	1	1	0	Reset Q » O
	×	0	1	0	1	
		1	0	0	1	$Sat \cap x = 1$
	×	1	0	1	0	JEL Q » 1
toggle		1	1	0	1	Tocala
action	<b>-</b> ↓_	1	1	1	0	i oggie

# (d) Serial in-serial Out shift register : Answer :

The serial in/serial out shift register accepts data serially – that is, one bit at a time on a single line. It produces the stored information on its output also in serial form.



# TRUTH TABLE:

CLK	Serial in	Serial out
1	1	0
2	0	0
3	0	0
4	1	1
5	X	0
6	X	0
7	X	1