

Department of Electrical Engineering  
Assignment  
Date: 20/04/2020

Course Details

Course Title: VLSI Module: \_\_\_\_\_  
Instructor: Siy Zulqarnain Total Marks: \_\_\_\_\_

Student Details

Name: Uzair Khan Student ID: 13909

Part A (Objective Type)

1. In CMOS circuits, which type of power dissipation occurs due to switching of transient current and charging & discharging of load capacitance??
  - a. Static dissipation
  - b. Dynamic dissipation ✓
  - c. Both a and b
  - d. None of the above.
2. Which type of MOSFETS Exhibits no current at zero gate voltage?
  - a. Depletion MOSFET
  - b. Enhancement MOSFET ✓
  - c. Both a and b
  - d. None of the above
3. CMOS circuits are constructed in such a way that all PMOS transistors must have either an input from the voltage source or from another
  - a. PMOS transistor ✓
  - b. NMOS transistor
  - c. CMOS transistor
  - d. BJT transistor
4. Delay which is equal to the time taken by a gate output transition to 0, from another value 1, x, or z is
  - a. Rise delay
  - b. Fall delay ✓
  - c. Turn-off delay
  - d. Turn-on delay

5. Which type of simulation model is used to check the timing performance of a design?
- Transistor level
  - Gate level ✓
  - Behavioral
  - Switch level
  - None of these


6. Which of the following statements is incorrect?
- Some PLDs are programmed using electrically operated switches.
  - Some PLDs are programmed using mechanical switches ✓

Fill in the Blanks

Constant & Independent

7. In MOS devices, the current at any instant of time is \_\_\_\_\_ of the voltage across their terminals.
8. For complex gate design in CMOS, OR function needs to be implemented by \_\_\_\_\_ connections of MOS
9. In the following PLA, which output implements the logic function ABCD??

Parallel



10. The term VLSI means a device containing between \_\_\_\_\_ and \_\_\_\_\_ transistors.

100 million and million

Part B ( Subjective Type)

Q1.		In low power VLSI design clock gating technique will reduce power all time or it depends upon the input data? Is any chance, the computation power may increase? (5)
Q2.	(a)	If we want to design an IC and I want that each and every transistor used in this IC should be optimized individually with less time. How it will be possible?? (5)
	(b)	While fabrication of NMOS or PMOS we usually use inorganic polymer. If we use organic polymer instead of inorganic polymer what will happen?? (5)
Q3.		Draw a stick diagram of a layout using that variable ordering (5)  F=

Q(1) In Low VLSI design clock gating technique will reduce power all time or it depends upon the input gate? is any chance, the computation power may increase?

Ans  $\Rightarrow$  Clock gating technique is basically used for dynamic power reduction.

After applying this technique the main problem will be.

$\Rightarrow$  The number of transistor count increase

$\Rightarrow$  Number of interconnect capacitance increase and hence delay may increase

$\Rightarrow$  static power may increase.

Q(2)  
(A) If we want to design an IC and I want that each and every Transistor used in this IC should be optimized individually with less time. How it will be possible?

Ans: It can be possible.

~~It is possible~~  
=> An Integrated circuit is a tiny Silicon chip, less than centimeter in width. Among other things, the IC contain arrays of Transistor that help process data. The more transistor there are in a circuit, the faster the data is processed. modern Technology has allowed data to be processed rapidly by increasing the number of Transistor and decreasing the size of the IC.

Name = usair ichan

Page (4)

SD-1399

(B) While fabrication of NMOS & or PMOS

We usually use inorganic polymer  
if we use organic polymer instead  
of inorganic polymer what will happen?

Ans → Typically we use inorganic polymer  
for fabrication of NMOS or PMOS.

Because they contain with carbon-  
atom & back bone.

⇒ And they have high ~~ability~~<sup>ability</sup> of  
noise and this make them better  
conductor

⇒ If we use organic polymer instead  
of inorganic polymer for fabrication  
of NMOS & PMOS.

⇒ So they have become a  
poor conductor for electricity & heat.

Q(3) Draw a logic diagram of layout  
using that variable ordering

$$F = \cancel{ABC} + \cancel{ABD}$$

$$F = ACD + ABD$$

Ans: Nmos: +  $\rightarrow$  parallel  
•  $\rightarrow$  series

Pmos: •  $\rightarrow$  parallel  
+  $\rightarrow$  series

$$F = ACD + ABD$$
$$= AD(C + B)$$



