Name Saeed ur Rehman

ID # 15031

Dept # BS(CS) 4th Semester

Sessional Assignment No: 4th

Subject Computer Architecture

Submitted to Muhammad Amin S

Date 12/6/2020

Q1
5

Ans i:
5 The general relationship among access time memory cost and capacity.

- As access time becomes faster the cost per bit increases.
- with greater capacity the cost per bit becomes smaller
- Also with greater capacity the access time becomes slower.

Ans (ii)
5 Memory access Methods:

* Sequential Access: Memory is organized into unit of data called records Access must be stored addressing information is used to separated records and assist in the retrieval process A shared read-write mechanism is used and this must be moved from the current location to desired location passing and rejecting each intermediate record.

Tape units are sequential access.

* Direct access :- As with sequential access, direct access involves a shared read write mechanism however individual blocks or records have a unique address based on physical location. Again the time is variable. Disk units are direct access.

* Random access :- The time to access a given location is independent of the sequence of prior accesses and is constant. Thus any location can be selected at random and directly addressed and accessed. Main memory and some cache systems are random access.

* Associative access :- This is a random access type of memory that enables one to make a comparison of desired bit location within a word for a specified match and to do this for all words simultaneously. Thus a word is retrieved based on a portion of its contents rather than its address. Cache memories may employ associative access.

Ans 5 (iii) ⇒ Importance of memory hierarchy:

It is possible to organize data across the hierarchy such that the percentage of accesses to each successively lower level is substantially less than that of the level above.

- The three forms of memory just described are volatile and employ semiconductor technology. The use of three level exhibit the data that semiconductor memory comes in a variety of types which differ in speed and cost.

- Secondary memory or auxiliary memory are used to store program and data files and are usually visible the programmer only in terms of files and records.

Ans 5 (iv) ⇒ slower also less expensive memory is utilized within higher stages for the majority expensive continuously the register in the prossor and additionally reserve. Fundamental memory may be slower and less expensive further more will be visible of the processor.

(4)

Ans 5 (i) Direct Mapping :- The simplest technique known as direct mapping maps each block of main memory into only one possible cache line. The mapping is expressed as.

$i = j \text{ modulo } m$

Associative Mapping :- Associative Mapping overcomes the disadvantages of direct mapping by permitting each main memory block to be loaded into any line of the cache.

In this case the cache control logic interprets a memory address simply as a Tag and a word field

Set - Associative Mapping :-

Set-Associative mapping is a compromise that exhibits the strength of both the direct and associative approaches while reducing their advantages.

In case the cache consists of number sets each of which consists of a number of lines The relationships are

$m = v \times k$

$i = j \text{ modulo } v$

(5)

Q2
5

Ans(i) or Memory unit of Transfer

For main memory this is the number of bits read out of or written into memory at a time The unit of transfer need not equal a word or an addressable unit for external memory data are often transferred in much larger unit than a word unit. These are referred to as blocks.

Ans(ii) Memory performance parameter or

The two most important characteristic of memory are capacity and performance Three performance parameter are used.

1) Access Time or For random-access memory this is the time it takes to perform a read or write operation that is address is presented to the memory to the instant that data have been stored or made available for use. For non-random access memory access time is the time it takes to position the

Read cycles mechanism of the desired location.

2) Memory cycle Time ⇐ This concept is primarily applied to random-access memory and consists of the access time plus any additional time required before a second access can commence. This additional time may be required for transients to die out on signal lines or to regenerate data if they are read destructively. Note that memory cycle time is concerned with the system bus not the processor.

3) Transfer Rate ⇐ This is the rate at which data can be transferred into or out of a memory unit. For random access memory it is equal to 1/cycle time. For non-random access memory.

$$T_n = T_a + \frac{n}{R}$$

Ans 5 (iii) ⇐ Disk cache ⇒

Disk cache improves performance in two ways:

Disk writes are clustered. Instead many

large transfer of data. This improves disk performance and minimizes processor involvement. Some data destined for may be referenced by a program before the next dump to disk in that case the data are retrieved rapidly from the software cache rather than slowly from the disk.

Ans (iv) Principles of locality

The principles of locality states that data in the vicinity of a referred word are likely to be referenced in the near future.

Ans (v) Logical cache and physical cache

A logical cache also known as a virtual cache stores data using virtual cache stores data using virtual addressing. The processor accesses the cache directly without going through the MMU. A physical cache stories data using main memory physical address.

Advantages of logical cache is that cache access speed is faster than for a physical cache because

The cache can respond before the MMU performs an address translation. The disadvantages has to do with the fact that most virtual memory systems supply each application with the same memory address space.

Ans 5 (vi) Replacement Algorithm :-

Once the cache has been filled when a new block is brought into the cache one of the existing blocks must be replaced. For direct mapping there is only possible line for any block and no choice is possible. For the associative and set-associative techniques a replacement algorithm is needed. To achieve high speed, such an algorithm must be implemented in hardware.

Ans 5 (vii) :- Possible approaches to cache coherency :-

Possible approaches to cache coherency include the following :-

Bus watching with write through :- Each cache controller monitors the address lines to detect write operations to memory by other bus masters.

Hardware Transparency :- Additional hardware is used to ensure that all updates to main memory via cache are reflected in all caches. Thus if one processor modifies a word in its cache this update is written to main memory.

Non-cacheable Memory :- Only a portion of main memory is shared by more than is designated as processor and thus in such a system all access to shared memory are cache miss because the shared memory is never copied into cache.

Q3

Ans (1) Sequential Access :- Memory organized into units of data called records. Access must be made in a specific linear sequence stored addressing information is used to separate records and assist in the retrieval process.

Direct access :- As with sequential access

mechanism. However individual blocks or record have a unique address based on physical location. Access is accomplished by direct access to reach a general vicinity plus sequential searching, counting or waiting to reach the final location.

Random Access :- Each addressable location in memory has a unique physically wired-in addressing mechanism. The time to access a given location is independent of the sequence of prior access and is constant.

Ans 5 (ii) Direct Mapping :-

The Direct mapping technique is simple and inexpensive to implement. Its main disadvantages is that there is a fixed cache location for any given block. Thus if a program happen to reference words repeatedly from two different blocks that map into the same line.

Associative Mapping :- With associative mapping there is flexibility as to which block to replace when a new.

block is read into the cache. Replacement algorithms, discussed in this section, are designed to maximize the hit ratio. The disadvantage is that the complex circuitry required to examine the tags of all cache lines in parallel.

Set-Associative Mapping:

For set-associative mapping, the cache control logic interprets a memory address as three fields: Tag, Set and Word. The d set bits specify one of $v = 2^d$ sets. With fully associative mapping, the tag in a memory address is much smaller and is only compared to the k tags within a single set.

iii)

Split Cache and Unified Cache:

→ Has become common to split cache:

- One dedicated to instructions.
- One dedicated to data.
- Both exist at the same level, typically as two L1 caches.

→ Advantages of Unified Cache:

- Higher hit rate because it balances the load between instruction and data fetches automatically.

- Only one cache needs to be designed and implemented.

→ Advantages of Split cache
- Eliminates cache contention between instruction fetch/decode unit and execution unit
- This is important in any design that relies on the pipelining of instructions.

And (iv) Write Through and Write Back...

→ Write Through
- Simplest technique
- All write operations are made to main memory as well as to the cache.
- The main disadvantage of this technique is that it generates substantial memory traffic and may create a bottleneck.

→ Write back
- Minimizes memory writes.
- Updates are made only in the cache.
- Portions of main memory are invalids and hence accessed I/O modules can be allowed only through the cache.

Q1.

Ans (i) In example. 95% of the memory accesses are found in level 1. Then the average time to access a word can be expressed as.

$$(0.95)(0.1\mu s) + (0.05)(0.1\mu s + 0.1\mu s)$$

$$= 0.0095 + 0.0055$$

$$= 0.015\ \mu s$$

The average time is much closer to 0.01μs than to 0.1 μs. as desired.

(ii) There are a total of 8kbytes/16 bytes = 512 lines in the cache. Thus the Cache consists of 256 sets of 2 lines each. Therefore 8 bits are needed to identify the set number. For 64-Mbyte main memory, a 26-bit address is needed. Main memory consists of 64-Mbyte/16 bytes = 2^{22} blocks. Therefore the set plus tag lengths must be 22 bits, so the tag length is 14 bits and word field length is 4 bits.

Main memory Address=

TAG	SET	WORD
14	8	4