

Computer Architecture



Function of each Subarea:-

- ISU: (Instruction sequence unit)
Determine the sequence in which instruction are executed in what is referred to as a superscalar architecture.
- IFU: (Instruction fetch unit)
Logic for fetching instruction

2
Name: Kabimullah

ID#15076

• IDU:- (Instruction decode unit)

The IDU is fed from the IFU buffers, and is responsible for the parsing and decoding of all Z/Architecture operation codes.

• LSU:- (Load-store unit)

It is responsible for handling all types of operand accesses of all lengths, modes, and formats as defined in the Z/Architecture.

• XU:- (translation unit)

This unit translates logical addresses from instruction into physical addresses in main memory.

• FXU:- (Fixed-point unit)

The FXU executes fixed-point arithmetic operation.

• BFU:- (binary floating-point unit)

The BFU handles all binary and hexadecimal floating-point

Name: Kabimullah

ID#15075

operations, as well as fixed-point multiplication operations.

• DFU :- (decimal floating-point unit)

The DFU handles both fixed-point and floating-point operations on numbers that are stored as decimal digits.

• RU :- (recovery unit)

The RU keeps a copy of the complete state of the system that includes all registers, collects hardware fault signals etc.

• Cop :- (dedicated co-processor)

The COP is responsible for the data compression and encryption function for each core.

• I-Cache :-

This is a 64-KB L1 instruction cache allowing IFU to prefetch instructions before they are needed.

Name: Kasimullah

ID #15076

• L2 Controls:-

This is a control logic that manages the traffic through the two L2 caches.

• Data L2:-

A 1-mB L2 data cache for all memory traffic other than instructions.

• Instr-L2:-

A 1-mB L2 instruction cache.

Ans(B) IAS Operation:-

The IAS operates by repetitively performing an instruction cycle. Each instruction cycle consists of two subcycles.

1. Fetch cycle:-

During fetch cycle the opcode of the next instruction is loaded into the IR and the address position is loaded

C Name: Kabimullah

ID #15076

into the MAR. This instruction may be taken from the IBR or it can be obtained from memory by loading a word into the MBR, and then down to IBR, IR and MAR.

2. Execute cycle:

Control circuitry interpret the opcode and executes the instruction by sending out the appropriate control signals to cause data to be moved or an operation to be performed by the ALU

Ans(c) Embedded system:-

The term embedded system refers to the use of electronics and software within a product, as opposed to a general purpose computer, such as a Laptop or desktop system. Today, many devices that

Name: Kasimullah ID # 15076

Use electric power have an embedded computing system.

Different embedded systems used in every day life are;
 Cell phones, digital cameras, video cameras, calculators, microwave, ovens, home security systems, washing machines, lighting systems, printers etc.

Ans(D) Different desktop applications that require the great power of contemporary microprocessor based system are:

- Image processing
- Three dimensional rendering
- speech recognition
- video conferencing
- multimedia authoring
- voice and video annotation
- files
- Simulation modeling

7 Name: Kabimullah

ID # 15076

Ans(a) The techniques used in contemporary processors to increase speed are following

(*) Pipelining:-

Pipelining enables a processor to work simultaneously on multiple instructions by performing a different phase of each of the multiple instructions at the same time.

(*) Branch Prediction:-

Branch Prediction potentially increase the amount of work available for the processor to execute.

(*) Superscalar Execution:-

This is the ability to issue more than one instruction in every processor clock cycles. In effect multiple parallel pipelines are used.

Name: Kasimullah

ID #15076

(*) Data flow analysis:-

The processor analyzes which instructions are dependent on each other's result, or data, to create an optimized schedule of instructions.

(*) Speculative execution:-

This enables the processor to keep its execution engines as busy as possible by executing instruction "that" that are likely to be needed.

Ans (F) The problems created due to increase in clock speed and Logic density of processor are:
power:-

As the density of Logic and clock speed on a chip increase, so does the power density. The difficulty of dissipating the heat generated on high-density high speed chips is becoming a

a Name: Karimulbh

ID #15076

Serious design issue.

• Rc delay:-

The speed at which electrons can flow on a chip between transistors is limited by the resistance and capacitance of the metal wires connecting them. Specifically, delay increases as the Rc product increases.

• Memory latency and throughput:-

Memory access speed (latency) and transfer speed (throughput) lag processor speeds.

Ans (b) Consider a program running on a single processor such that a fraction $(1-f)$ of the execution time involves code that is inherently sequential and a ~~fractional~~ fraction f that involves codes that is infinitely parallelizable with no

Name: Kasimullah

ID# 15076

Scheduling overhead. Let T be the total execution time of the program using a single processor. Then the speed up using a parallel processor with N processors that fully exploits the parallel portion of the program is as follows;

$$\text{Speed up} = \frac{\text{Time to execute program on a single processor}}{\text{Time to execute program on } N \text{ parallel processors}}$$

$$\text{Speed up} = \frac{T(1-f) + Tf}{T(1-f) + \frac{Tf}{N}} = \frac{1}{(1-f) + \frac{f}{N}}$$

Ans (H) Multicore :-

- The use of multiple processors on the same chip, also referred to as multiple cores or multicore, provides the potential to increase performance without increasing the clock rate.

- If the software can support the effective use of multiple processors,

Name: Kasimullah

ID#15076

Then doubling the number of processor almost double performance.

- Two core chips were quickly followed by four-core chips, then 8, then 16, and so on.

MIC :-

- The leap in performance as well as the challenges in developing software to exploit such a large number of cores has led to the introduction of term called "many integrated core (MIC)"

- The multicore and MIC strategy involves a homogenous collection of general purpose processors on a single chip.

GPUs - (GPGPU)

- A GPU is a core designed to perform parallel operations on graphics data. It is found on a plug-in graphics card.

Name: Karimullah

TD #15076

- It is used to encode and send 2D and 3D graphics as well as process video.
- GPUs perform parallel operations on multiple sets of data, they are increasingly being used as vector processors for a variety of applications that require repetitive computations.

Ans(1) Quick Path Interconnect (QPI) protocol Layer:

(*) In this layer, the packet is defined as the unit of transfer.

(*) The packet contents definition is standardized with some flexibility allowed to meet differing market segment requirements.

(*) One key function performed at this layer is a cache coherency protocol, which deals with making sure that main memory values held in multiple caches are consistent.

Name: Kamran ID#: 15076

Part 1) Physical and Logical Architecture of PCIe :-

Root Complex

. It is also called chipset or a host bridge which connects the processor and memory subsystem to the PCI Express switch fabric comprising one or more PCIe and PCIe switch devices.

. The root complex acts as a buffering device, to deal with difference in data rates between I/O controllers and memory and processor components.

PCIe links from the chipset may attach to the following kinds of devices that implements PCIe.

Switches

The switch manages multiple PCIe streams.

Name: Kasimullah ID#15076

→ PCIe endpoint

An I/O device or controller that implements PCIe, such as a Gigabit ethernet switch a graphics, disk interface etc.

→ legacy endpoint:-

Legacy endpoint category is intended for existing designs that have been migrated to PCIe Express, and it allows legacy behavior such as use of I/O space and locked transactions.

→ PCIe/PCI bridge:-

Allows older PCI device to be connected to the

PCIe-based system.

Ques
Ans(A)

Structural components of Computer's

These are four main structural components of Computer's.

Ans

1. Central Processing Unit (CPU)

It controls the operation of the computer and performs its data processing functions: often simply referred to as "processor".

2. Main memory:

It stores data.

3. I/O:

It moves data between the computer and its external environment.

4. System Interconnection:

Some mechanism that provides for communication among CPU, main memory, and I/O. A common example of system interconnection is by means of a "system bus".

Ans (b) The characteristics of computer family

are as follows:

- Similar or identical instruction sets:-

In some cases, the lowest

end of the ~~family~~ family has an

instruction sets that is a subset of that of the top end of the family. This means that programs can move up but not down.

• Similar or identical operating systems:

The same basic operating system is available for all family.

~~(this means that programs can move up but not down (members).~~

• Increasing Speed:

The rate of instruction execution increases in going from lower to higher family members.

• Increasing number of I/O ports:

The number of I/O ports increases in going from lower to higher family members.

• Increasing memory size:

The size of main memory increases in going from lower to higher family members.

Name: Karimullah

ID#15076

• Increasing costs

At a given point in time, the cost of a system increases in going from lower to higher family members.

Amic) Stored Program Computer:-

A fundamental design approach first implemented in the IAS computer is known as the "stored-program concept". This idea is usually attributed to the mathematician John von Neumann.

The first publication of the idea was in a 1945 proposal by von Neumann for a new computer, the EDVAC (Electronic Discrete Variable Computer).

In 1946, von Neumann and his colleagues began the design of a new stored-program computer, referred to as the "IAS" computer of the Princeton Institute for Advanced Studies. It consists of:

Name: Kasimullah

ID: 115076

→ A main memory, which stores both data and instructions.

→ An arithmetic and logic unit (ALU)

Capable of operating on binary data.

Ans(D)

Morris Law:

• The famous Morris Law

which was proposed by Guiden

Moore, (observed that the number)

Co-founder of intel, in 1965.

• Moore observed that the number of transistors that could be put on a

single chip was doubling every

year, and correctly predicted that

this pace would continue into

the near future.

• The consequences of moore's law are,

1. The cost of computer logic and memory circuitry has fallen at a dramatic rate.

2. The computer becomes smaller, making it more convenient to place in a variety of environments.

Ans

3. There is a reduction in power requirements.
4. The interconnections on the integrated than circuit are much more reliable than solder connections.

ANSWER) Instruction Cycle State Diagram.

The states in instruction

cycle state diagram are follows,

• Instruction address calculation (IAC):-

Determine the address of the next instruction to be executed. usually,

this involves adding a fixed number to the address of the

previous instruction.

• Instruction fetch (IF):-

Read instruction

from its memory location into the processor.

• Instruction operating decoding (IOD):-

Analyze instruction to determine

type of operating to be performed and operand(s) to be used.

Name: Skarimullah ID #: 15076

• Operand address calculation (OAC):

If the operation involves dependence to an operand in memory or available via I/O, then determine the address of the operand.

• Operand fetch (OF):

Fetch the operand from memory or read it in from I/O.

• Data operand:

Perform the operation indicated in the instruction.

• Operand store (OS):

Write the result into memory or out to I/O.

Ans (F) Classes of interrupts:

(*) Program:

It is generated by

Some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero attempt to execute an

Q. Name: Kasimulloh ID # 15076

illegal machine instruction, or reference outside a users allowed memory space.

(*) Timer:-

It is generated by a timer within the processor. This allows the operating system to perform certain function on a regular basis.

(*) I/O:-

It is generated by an I/O controller, to a single normal completion of an operation, request service from the processor, or to signal a variety of error conditions.

(*) Hardware failure:-

it is generated by a failure such as power failure or memory parity error.

Ans (a)

Bus Interconnection Schemes:-

The most common

computer interconnection structures are based on the use of one or more

Name: Kasimullah ID#15076

System buses

A system bus consists of many of about fifty to hundreds of separate lines. The line can be classified into three functional groups: data, address, and control lines.

Address lines

The address line is used to designate the source or destination of the data on the data bus. The width of the address bus determines the maximum possible memory capacity of the system.

Data lines

The data lines provide a path for moving data among system modules. These lines collectively are called the "data bus".

The data bus may consist of 32, 64, 128, or even more separate lines. The number of lines being referred to as "width of data bus".

21 Name: Karimullah

ID: #15076

→ Control Lines:-

The control lines are

used to control the access to and the use of the data and address lines. Because the data and address lines are shared by all components.

there must be a means of controlling their use. Typical control lines include memory write, memory read, I/O write I/O read, reset etc.

(20/03)

Ans(A)

Computer Architecture:-

Computer Architecture

refers to those attributes of a system visible to a programmer or put another way, those attributes that have a direct impact on the logical execution of a program.

A term that is often used interchangeably with computer architecture is instruction set architecture (ISA)

Qⁿ Name: Kasimulh

ID# 15076

Computer Organization:-

Computer organization refers to the operational units and their interconnections that realize the architectural specifications.

Examples of architectural attributes include the instruction set, the number of bits used to represent various data types (e.g. numbers, characters), I/O mechanisms and techniques for addressing memory.

Ans(B)

CISC :-

The current x86 offering represents the result of decades of design effort on "complex instruction set Computers (CISC)".

The x86 interpreters the sophisticated design principles once found only on mainframes and super computers and serves as an excellent example of CISC design.

as Name: Kasimullah ID#15076

RISC :-

An alternative approach to processor design is the reduced instruction set computer (RISC)

The ARM architecture is used in wide variety of embedded systems and is one of the most powerful and best designed RISC-based systems on the market. In this section and the next, we provide a brief overview of these two systems.

Ques 1) Microprocessor :-

A microprocessor chips included registers, an ALU, and some sort of control unit or instruction processing logic. As transistor density increased, it became possible to increase the complexity of the instruction set architecture and ultimately to add memory and more than one processor. micro-processor chips, include multiple cores and substantial amount of cache memory.

Q1 Name: Kasimullah ID# 150376

Microcontroller :-

A microcontroller is a single chip that contains the processor non-volatile memory for input and output (RAM), a clock, and an I/O control unit. The processor portion of the microcontroller has a much a lower silicon area than other microprocessors and much higher energy efficiency.

Ans (D) Cortex-A :-

The cortex-A and cortex-A50 are application processors, intended for mobile devices such as smart-phones and eBook readers, as well as consumer devices such as digital TV and home gateways (eg DSL and cable internet modems). These processors run at higher clock frequency and support a memory management unit (MMU).

Ans

Name: Kosimullah

ID#15076

Cortex-R :-

The cortex-R is designed to support real-time applications, in which the timing of events needs to be controlled with rapid response to events. They can run at a fairly high clock frequency and have very low response latency.

Cortex-M :-

Cortex-M Series Processors have been developed primarily for the microcontrolled domain where the need for fast, highly deterministic interrupt management is coupled with the desire for extremely low gate count and lowest possible power consumption.

Ans(F)

Disabled Interrupt :-

A disabled interrupt

Simply means that the processor can and will ignore that interrupt.

Name: Kotimullah ID #15076

request signal. If an interrupt during this time, it generally remain pending and will be checked by the processor after the processor has enabled interrupts. When a user program is executing and an interrupt occurs, interrupts are disabled immediately.

Nested Interrupts:-

Nested Interrupts is to allow interrupted of higher priority to cause a lower-priority interrupts handler to be itself interrupted. A user program begins at $t=0$. At $t=10$, a printer interrupt occurs user information is placed on the system stack and execution continues at the printer interrupt service routine (ISR). While routines is still executing at $t=15$, a communication interrupt occurs.

Name: Kasimullah ID# 15076

Practical Programming in Hardware

The "Program" is the form of hardware and is termed as "hardwired Program".

Suppose we construct a general Purpose configuration of arithmetic and logic function. This set of hardware will perform various functions on data depending on control signal applied to the hardware. In the original case of customised hardware, the system accepts data and produces results.

Programming in Software:

The new method of Programming which is a sequence of codes or instructions is called Software Programming.

In this method programming is much easier. Instead of securing the hardware for each new program, all we need to do is provide a new sequence of codes. Each code

30 Name: Kasimullah ID#15076

is, in effect, an instruction, and part of the hardware interprets each instruction and generates control signals.

Q.4

Ans(A) 1. Here is a simple way to understand this problem.

Contents are divided up into two 8 bits instructions, LH and RH.

LH instruction = 010FA

opcode = 01

address = 0FA

RH instruction = 210FB

opcode = 21

address = 0FB

Since this in hexadecimal form, you have to convert this numbers to binary form.

LH instruction,

01 = 00000001 = LOAD M(X)

M(X) refers to the memory address location 0FA.

The first 8 bits of 08FA should read - LOAD M(0FA)

31. Name: Kasimullah ID# 215076

RH instruction:-

21 = 0100001 = stor M(x)

M(x) refers to the memory address location OFB.

The second 8 bits of 08A should read . STOR M(OFB)

Finally the assembly language code for 08A 010FA210FB is

. LOAD M(0FA)

STOR M(0FB)

1. In 08A address the M(0FA) transfer to the accumulator and transfer contents of accumulator to memory location OFB.

2. In 08B address, the M(0FA) transfer to the accumulator and take next instruction from left half of M(08D).

3. In 08c address, the M(0FA) transfer to the accumulator and transfer contents of accumulator to memory location OFB.

3-

Name: Kasimullah

ID # 15076

Ans (C) Effective CPI,

$$CPI = \frac{(1 \times 46000) + (2 \times 30000) + (2 \times 16000)}{(2 \times 90000)} \times 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

MIPS Rate -

$$MIPS \text{ rate} = 60 \text{ MHz} / 1620 \times 10^6$$

$$MIPS \text{ rate} = 60 \times 10^6 \text{ Hz} / 1620 \times 10^6$$

$$MIPS \text{ rate} = 60 \text{ Hz} / 1620$$

$$MIPS \text{ rate} = 0.037$$

Execution Time

$$T = I_c / (MIPS \times 10^6)$$

$$T = 104000 / (0.037 \times 10^6)$$

$$T = 104000 / 37 \times 10^3$$

$$T = 2811 \times 10^{-3}$$

$$T = 2.811 \text{ Sec}$$

Name: Karimulloh

ID # 15076

Ans (D) (a) Since we have the same instruction mix, that means the additional instructions for each task could be allocated appropriately between the instruction types. Therefore, the following table is given

Instruction Type	CPI	Instruction Mix
Arithmetic and Logic	1	60%
Load store with cache hit	2	18%
Branch	4	12%
memory reference with cache miss	12	10%

$$\text{The average CPI} = (1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1)$$

$$\boxed{\text{CPI} = 2.64}$$

Therefore, the CPI has been increased since the time for memory access.

34.

Name: Kasimullah ID #15076

is also increased.

$$b. \text{MIPS} = 400 / 2.64 = 152$$

There is a corresponding drop in the MIPS rate.

c. The speed up factor equals to the ratio of the execution times.

Parallelizable, is $f=1$, then Amdahl's Law decreases to speed up

$N=3$. Therefore, the actual speedup is only about 75% of the theoretical speedup.

Ans (E) Six steps:-

(1) (a) The PC contains 300, the address of the first instruction. This value is loaded into the MAR.

(b) The value in location 300 (which is the instruction with the value 1940 in hexadecimal) is loaded into the MBR, and the PC is incremented. These two steps can be done in parallel.

(c) The value in the MBR is loaded into the IR.

Name: Kabimullah ID#15076

12) (a) The address portion of the IR (940) is loaded into the MAR.

(b) The value in location 940 is loaded into the MBR is loaded into the AC.

(3) (a) The value in the PC (301) is loaded into the MAR.

(b) The value in location 301 (which is the instruction with the value 5941) is loaded into the MBR and the PC is incremented.

(c) The value in the MBR is loaded into the IR.

14) (a) The address portion of the IR (941) is loaded into the MAR.

(b) The value in location 941 is loaded into the MBR.

(c) The old value of the AC and the value of location, MBR are added and the result is stored in the AC.

36 ~~34~~

Name: Kasimullah

ID #15076

(5) (a) The value in the PC(302) is loaded into the MAR

(b) The value in location 302 (which is the instruction with the value 2941) is loaded into the MBR, and the PC is incremented.

(c) The value in the MBR is loaded into the IR

(6) (a) The address portion of the IR(941) is loaded into the MAR.

(b) The value in the AC is loaded into the MBR

(c) The value in the MBR is stored in location 941.

Ans(F) (a) $2^{24} = 16\text{MBytes}$

(b)(1) If the local address bus is 32 bits, the whole address can be transferred at once and decoded in memory. However, because the data bus is only 16 bits, it will require 2 cycles to fetch a 32 bit instruction or operand