

Suzyan Ahmad ID: 13062

Name : : Suzyan Ahmad

ID : : 13062

Program : : BS. SE

Examination : : Final Term

Instructor : : Muhammad Amin

Semster : : Summer 2020


Date : : Sep. 26, 2020

Paper : : Digital logic and Design

Q.No: 01

Draw the logic circuit using the input (A, B, C, D) and output (X) waveforms in

Figure 01




Sol:

The output expression for the circuit is developed in.

The SOP from indicates that the output

~~is low and C~~
is High when A is low and C is High or
when B is low and C is High or when C
is low and D is High.



Q.No 02

For the 4-input multiplexer data inputs are given as:

$$D_0 = 0, D_1 = 1, D_2 = 0, D_3 = 1$$

Find the output Y if

- a) $S_0 = 1$ $S_1 = 0$
- b) $S_0 = 0$ $S_1 = 1$
- c) $S_0 = 1$ $S_1 = 1$
- d) $S_0 = 0$ $S_1 = 0$

Sol. A 4×1 Mux has 4 input lines (D_0, D_1, D_2, D_3) two select input (S_0 and S_1) and one output line Y .

if $S_1 S_0 = 00$ then $Y = D_0$

$S_1 S_0 = 01$ then $Y = D_1$

$S_1 S_0 = 10$ then $Y = D_2$

$S_1 S_0 = 11$ then $Y = D_3$

Sayyan Ahmad ID: 13062 BS-SE

(4)

Data input		output
S_1	S_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

When these terms are ORed, the total expression for the data output is

$$Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$$

Suyyan Ahmad ID: 13062

(5)

Q110:03


For the circuit in figure 02, assume the input one $\overline{\text{Add/Subt}} = 1$ $A = 1010$ and $B = 1101$ what is the output.

Ans: A ripple carry adder is one in which the carry output of each full-adder is connected to the carry input of the next higher-order stage. The sum and the output carry of any stage cannot be produced until the ~~input~~ input carry occurs. This causes a time delay in the addition process as illustrated in figure. The carry ~~prop~~ propagation delay for each

Sayyan Ahmad ID: 13062

(b)

Full-adder is the time from the application of the input carry until the output carry occurs, assuming ~~then~~ that the A and B inputs are already present.



The answer is


1001

Suyyan Ahmad ID: 13062

7

QNo: 04

Determine the $A = B$, $A > B$, and $A < B$ output for the input numbers shown on the comparator in figure



Sol: The number on the A inputs is 0110 and the number on the B inputs is 0011. The $A > B$ output is High and the other outputs are Low.

QNO: 05

Show the logic required to convert a 4-bit gray code to binary and use that logic to convert the following gray code words to binary: 1011

Ans: The MSB of the binary number will be equal to the MSB of the given gray code.

Now if the second ~~binary~~ gray bit is 0, then the second binary bit will be the same as the previous or the first bit.

if the gray bit is 1 the second binary bit will alter. if it was 1 it will be 0 and if it was 0 it will be 1.

Sayyan Ahmad ID: 13062

(9)

The ~~steps~~ steps is continued for all the bits to do gray code to binary conversion.

Example: Given 1011

gray code to Binary.

$$b_3 = g_3 = 1$$

$$b_2 = b_3 \quad g_3 = 1 \quad 0 = 1$$

$$b_1 = b_2 \quad g_2 = 1 \quad 1 = 0$$

$$b_0 = b_1 \quad g_1 = 0 \quad 1 = 1$$


Binary code = 1101

Qno: 06

Draw and explain logic diagram for 4-bit active low decoder.

Answer:
3

4 bit Active low decoder.




Logic symbol for a 4-bit-line-to-16-line (1 of 16) decoder.

Suyyan Ahmad ID: 13062

11

Logic diagram for 4-bit active low decoder.



Suyyan Ahmad ID: 13062

12

17

The 4 Bit decoder in order to decode all possible combinations of four bits, sixteen decoding gates are = 16. This type of decoder is commonly called either a 4-line decoder because there are four inputs and sixteen outputs or a 1-of-16 decoder.

If an active-low output is required for each decoded number, the entire decoder can be implemented with ~~16~~ NAND gates and inverters in order to decode each of the sixteen binary codes, sixteen NAND gates are required.

A logic symbol for a 4-line-to-16-line decoder with active low outputs is shown in the diagram. The BIN/DEC label indicates that a binary input makes the corresponding decimal output active.



Suyyan Ahmad ID: 13062

Q07

Draw and explain the logic diagram for frequency divider (Use 3 J-K Flip-flops) and assume 16 kHz frequency of the initial wave-form.

Ans:

Diagram



Binary Sequence

Binary Sequence

Suyyan Ahmad ID: 13062

14

The logic diagram frequency divider using 3 J-K Flip-Flop and assume 16 KHz frequency of the initial wave-form. The negative edge triggered J-K Flip-Flop are used for illustration. Both Flip-Flop are RESET. Flip-Flop A toggles on the negative-going transition of each clock pulse. The Q output of the Flip-Flop B, so each time Q_A makes a High-to-Low transition Flip-Flop B toggles. The resulting Q_A and Q_B waveforms are shown in the diagram.


Suyyan Ahmad ID: 13062

15

QNO: 08

Determine the Q waveform relative to clock if the signals show in the figure 04 are applied to the input of the J-K Flip-Flop. Assume that Q is initially @ Low
Figure 04

Sol:



Qno: 09

Draw the logic diagram and timing diagram for the 4-stage synchronous binary counter

Sol: Diagrams

Four-bit synchronous counter.

