

Digital Logic Design


Assignment 6
Sir. Muhammad Amin




HASSAN MEHDI

15453
Csc-201


Q1




Q2




Q3



Q4



Q5




The main difference between (a) and (b) edge triggered JK-Flip-Flops is that


The flip flop (a) triggers on the - Negative edge of the clock pulse, while

The flip flop (b) triggers on the + Positive edge of the clock pulse.


(b)




Q7:




Q8:




Q9:




Q10:




Q11:



Q12



Q14



Q#13

$$\bar{d}_1 = 1010011$$

$$\bar{d}_2 = 0111010$$

$$\bar{d}_3 = 1111000$$

$$\bar{d} = 0010000$$

$$k_1 = 0001110$$

$$k_2 = 1101100$$

$$k_3 = 1010101$$

$$k = 0000100$$

$$\bar{d} = 0010000$$

$$k = 0000100$$

$$Q = 0011000$$

Q15

CLK

\bar{J}_1

\bar{J}_2

\bar{J}_3

K_1


K_2



K_3

PRE


CLR

Q






Q17:



The device performs the
Divide-by-two function

Q18:




Q19:

$$Q_A = f/2$$

$$Q_B = f/4$$

$$Q_C = f/8$$



Here if the input frequency is 8 kHz then at given nodes frequency will be as follows

$$Q_A = f/2 = 4 \text{ kHz}$$

$$Q_B = f/4 = 2 \text{ kHz}$$

$$Q_C = f/8 = 1 \text{ kHz}$$