

Name = Farhan Shah

ID = 13180

Teacher = Dr. Shahryar Sir


Subject = Electronic device & circuit

Date = 29/9/2020

Department = B(EE)

Semester = 8th

Q2: The IN4747A zener used in the regulated circuit of figure 1 is a 20v diode determine the following.



Answer:

from the datasheet IN4747A $V_Z = 20$ $I_Z = 12.5$ and $Z_Z = 22\Omega$ $I_{ZK} = 0.25$

Q for I_{ZK} :

$$\begin{aligned}
 V_{out} &= V_Z - \Delta I_Z Z_Z \\
 &= 20 - (I_Z - I_{ZK}) Z_Z \\
 &= 20 - (12.25 \text{mA}) (22\Omega) = 19.7305 \text{V} \\
 &= 18\text{V} - (0.01225 \times 22) \\
 &= 14.7305 \text{V}
 \end{aligned}$$

Calculating zener Max current the maximum power dissipation is 1W

$$\begin{aligned}
 I_{ZM} &= \frac{PD(\text{Max})}{V_Z} = \frac{1\text{W}}{20} = 0.05 \\
 &= 50 \text{mA}
 \end{aligned}$$

For I_{ZM} :

$$\begin{aligned}
 V_{out} &= V_Z + \Delta I_Z Z_Z \\
 &= 20 + \Delta I_Z Z_Z
 \end{aligned}$$

$$\begin{aligned}
 &= 20V + (12m - I_Z)Z_Z \\
 &= 20V + (0.0542)(20) = \boxed{21.1924V} \\
 &= 20 + 7.7924 = \boxed{16.1924V}
 \end{aligned}$$

b) calculate value of R for max zener current that occurs when there is no load

$$R = \frac{V_{in} - V_Z(\max)}{I_T} \quad \text{or} \quad \frac{V_{in} - V_{out}}{I_{Zm}}$$

$$\begin{aligned}
 I_L &= 0 \\
 I_Z &= \\
 I_{Zm} &= 11
 \end{aligned}$$

$$\begin{aligned}
 &= \frac{24V - 21.1924V}{12m} = \frac{2.8076}{0.012} = 233.967 \\
 &= \frac{24V - 16.1924V}{12m} = \frac{7.8076}{0.012} = 650.633 \\
 &= 56.152 \text{ mA} \\
 &\boxed{R = 120\Omega} \quad R = 60\Omega
 \end{aligned}$$

Q2:

Determine I_B , I_C , I_E , V_{BE} , V_{CE} , and V_{CB} in the circuit.

Answer:

We know that $V_{BE} \approx 0.7V$ Calculate the base, collector, and emitter currents as follows.

$$I_B = \frac{V_{BB} - V_{BE}}{R_B} = \frac{5V - 0.7V}{3.9k\Omega} = \boxed{1102.564\mu A}$$

$$I_C = \beta_{DC} I_B = (150)(1102.564\mu A) = \boxed{165.384mA}$$

$$I_E = I_C + I_B = 105.384 \text{ mA} + 112.564 \text{ mA} \\ = \boxed{1267.948 \text{ mA}}$$

⇒ Solve for V_{CE} and V_{CB} .

$$V_{CE} = V_{CC} - I_C R_C = 15 \text{ V} - (105.384 \text{ mA})(180 \text{ } \Omega) = 15 - (0.0655)(180) \\ = 15 - (7.799) = \boxed{3.21 \text{ V}}$$

$$V_{CB} = V_{CE} - V_{BE} =$$

$$3.21 - 0.7 = \boxed{11.79 \text{ V}}$$




Q3:-

Page (4)



⇒ The BJT AS AN AMPLIFIER:

Amplification of a relatively small ac voltage can be had by placing the ac signal source in the base circuit.

Recall that change in the base current causes large change in collector current.



(a) circuit with ac input voltage v_{in} and dc bias voltage superimposed.



(b) Waveforms.

The ac emitter current: $I_e \approx I_c \approx V_b / r_{e'}$

The ac collector voltage: $V_c = I_c R_c$

Since $I_c \approx I_e$ the ac collector voltage: $V_c \approx I_e R_c$

The ratio of V_c to V_b is the ac voltage gain:

$$A_v = V_c / V_b$$

Substituting $I_c R_c$ for V_c and $I_e r_{e'}$ for V_b : $A_v = V_c / V_b = I_c R_c / I_e r_{e'}$

\Rightarrow The I_e terms cancel: $A_v = R_c / r_{e'}$

for using BJT as an amplifier we need to set them in Active region because BJT working as an amplifier when use is active region.

\Rightarrow Transistor has three Bias configuration for using it in Amplification mode.

Common Base: Voltage gain no current

Common emitter: Both gain


" Collector: current gain no voltage

So this is common emitter configuration of transistor which has both transfer voltage & current amplification.

$$I_c = \beta \cdot I_B = 200 + 5\mu A$$

$$I_c = 200 + 5\mu A = 2000005\mu A$$

$$I_E = I_c + I_B = 200.0005\mu A + 5\mu A = \boxed{200.000\mu A}$$



Q4:

Page (6)

Answer:

Transistor Full ON (ON)

Transistor Full OFF (OFF)

Input and base are at 0V (OFF)

Collector Current $I_C = 0$ (OFF)

$V_{CE} = V_{CC}$ (OFF)

BE Junction is reverse bias (OFF)

BC Junction is forward bias (OFF)

Maximum of saturation current I_C flow (ON)

BE Junction is forward bias (ON)

BC Junction is forward bias (ON)

$V_{CE} = 0V$ (ON)


BE Junction is less than 0.7V (OFF)



Q5:

Answer:-→ N-Channel JFET:-

- * Two p-type material
- * one n " "
- * So there is n-channel b/w two p-type material.
- * Three terminal device.
- * There are two pn junction so we have two depletion region.
- * If width of depletion region is increased the n-channel will get narrow and flow of e- towards drain will be decreased.
- * Flow of e is controlled by the gate
- * The depletion region is controlled by V_{GS} or op current is " by V_{GS} .
- * It is a voltage controlled device.




→ JFET as Constant Current Source:-

- * can be used as cc source wh.

$$I_D = I_{DSS}$$

$$\text{and } V_{DS} > V_P \text{ and } V_{DS} < V_{Dsmax}$$

 $V_{Dsmax} =$
 breaking voltage

I_{DSS} is max drain current when $V_{GS} = 0V$ and $V_{DS} > |V_P|$ $V_P = \text{pinch volt}$

⇒ Working of JFET:-


case 2: $V_{GS} = 0V$ and $V_{DS} = V_{D0} < V_{DS}$

Goal: it to obtain saturation at lower value of V_{DS} , so that why here $V_{D0} < V_{PP}$

* let use how do we get the I_D saturation current?

* To make V_{GS} more negative use do

battery connecting as show in figure - 5



* Because of these connection the depletion region will change. The current I_D will flow and the current I_G will be zero. because of reverse biased PN junction.

* Let suppose the V_{GS} is $-1V$. Because of it is polarity the $V_{GS} = -1V$

* The width of DR will increase because $P^+ \gamma R$ is connection to lower potential and n -type is connected to higher potential


- * width will increase more at top than bottom
- * After sometime the DR at top get too much closer and reaches pinch off condition
- * The pinch off voltage in this case is low because gate is at negatively biased
- * If we increase V_{DS} more the I_D will remain same.

→ output or Drain Characteristic of JFET (n-channel)

* I_D vs V_{DS}
 o/p o/p
 Current voltage

↳ we obtain both

- * For different V_{GS} value
- * The controlling voltage is V_{GS}
- * Increase of n-channel → $V_{GS} < 0V$
 // // → $V_{GS} > 0V$



Case 1:-

$$V_{GS} = 1V$$

$$V_{DS} > |V_P| \Rightarrow$$

$$I_{DSS} = 8mA$$

$$V_P = -4V$$

$$\Rightarrow \text{Case 2: } V_{GS} = -1V$$

$$\Rightarrow \text{Case 3: } V_{GS} = -2V$$


$$\Rightarrow \text{Case 4: } V_{GS} = -3V$$

$$\Rightarrow \text{Case 5: } V_{GS} = -4V$$

page (10)

n-channel $\rightarrow +ve$
p-channel $\rightarrow -ve$ } P.B

Q6: For the transistor circuit given



Solution:-

a) $V_{CE} = ?$ $v_{in} = 0V$

when $v_{in} = 0V$ So transistor is cut-off mode
 $V_{CE} = V_{CC} = 10V$

b) v_{in} $I_B = ?$ $\beta_{DC} = 125$

$$V_{CE} (sat) = 0.4V$$

$$I_C(\text{sat}) = \frac{V_{CC}}{R_C} = \frac{10V}{1.0k\Omega} = 10mA$$

$$I_B = (\text{min}) = \frac{I_C(\text{sat})}{\beta_{DC}} = \frac{10mA}{125}$$

$$I_B (\text{min}) = \boxed{0.08 \mu A}$$