

Department of Electrical Engineering
Assignment

Date: 20/04/2020


Course Details


Course Title: VLSI Technology **Module:** 6th
Instructor: Engr. Zulgarnian **Total Marks:** _____


Student Details


Name: Mohammad USAMA **Student ID:** 14150

Part A (Objective Type)

1. In CMOS circuits, which type of power dissipation occurs due to switching of transient current and charging & discharging of load capacitance??
 - a. Static dissipation
 -  **b. Dynamic dissipation**
 - c. Both a and b
 - d. None of the above.

2. Which type of MOSFETS Exhibits no current at zero gate voltage?
 - a. Depletion MOSFET
 -  **b. Enhancement MOSFET**
 - c. Both a and b
 - d. None of the above

3. CMOS circuits are constructed in such a way that all PMOS transistors must have either an input from the voltage source or from another 
 - a. PMOS transistor**
 - b. NMOS transistor
 - c. CMOS transistor
 - d. BJT transistor

4. Delay which is equal to the time taken by a gate output transition to 0, from another value 1, x, or z is 
 - a. Rise delay
 - b. Fall delay**
 - c. Turn-off delay
 - d. Turn-on delay

5. Which type of simulation model is used to check the timing performance of a design?
- Transistor level
 - Gate level**
 - Behavioral
 - Switch level
 - None of these




6. Which of the following statements is incorrect
- Some PLDs are programmed using electrically operated switches.
 - Some PLDs are programmed using mechanical switches**



Fill in the Blanks

- In MOS devices, the current at any instant of time is **Constant & independent** of the voltage across their terminals.
- For complex gate design in CMOS, OR function needs to be implemented by **Parallel** connections of MOS
- In the following PLA, which output implements the logic function ABCD??



Output logic function of ABCD is **Z**.

- The term VLSI means a device containing between **Thousand** and **Million** transistors.

Q1:- In low power VLSI design clock gating technique will reduce power all time or it depends upon the input data? In any chance the computation power may increase?

Ans:- Using this clock-gating technique the flip-flop clock only when the output has to change. Clearly this means that the flop will clock less this circuit than in the previous one.

In reality when this is done via the synthesis tool rather than just an "and" gate a latch. Integrated cell in the library is used with the and to prevent glitch issues when the timing of the clock and enable are different (clock-tree synthesis) there may also be added observability to DFT reasons clearly a gating structure would not be applied to every register since the cost in


Power it the gating would exceed the saving on a flop.

Q2 B):- While fabrication of NMOS or PMOS we usually use inorganic polymer. If we use organic polymers instead of inorganic polymer what will happen!

Ans:-


Organic polymers are polymer material that essentially contain carbon atoms in the backbone. Therefore, there are only carbon covalent bond in these.

These polymers only form organic monomers molecules. Most of the times, these polymers are environmental friendly since these are biodegradable.



Furthermore there are two major forms of organic polymers such as natural and synthetic polymers. Common examples of important organic polymers include polysaccharide, proteins, polynucleotides (DNA and RNA) etc.

Inorganic polymers are polymer material that have no carbon atoms in the backbone. However most of these are some organic regions as well. These materials are highly branched structures and have chemical elements other than carbon. ex: sulfoxes, nitroxides.



Moreover these polymers are not environmentally friendly because they are not biodegradable. Some common examples include polydimethylsiloxane (silicon rubber), polyphosphazenes etc.

Q2 a) If we want to design an IC and want that each every transistor used in this IC should be optimized individually with less time. How it will be possible?



Ans:- A transistor is a semiconductor device used to amplify or switch electronic signals and electrical power. It is composed of semiconductor material usually with at least three terminals for connection on an external circuit. A voltage of circuit applied to one pair of the transistor terminal control the current through another pair of terminal. Because the control (output) power can be higher than the controlling (input) power a transistor can amplify a signal. Today some transistors are packed individually but many more are found embedded in integrated circuit.

Q3:- Draw a stick diagram of a layout using that variable ordering F-ACD+ABD.

Ans:- Stick Diagrams.

Stick diagrams help plan layout quickly

- Need not be to scale
- Draw with color pencil or dry-erase marker.



Wiring Tracks

-> A wiring track is the space reserved for a wire 4λ width 4λ spacing from neighbor = 8λ pitch

-> Transistors also consume one wiring track

* Well spacing

well must surround transistor by 6λ

- implies 12λ between opposite transistors

flavors.

M. Usama

⑥

ID# 14150

- Leaves room for one wire track

* Area Estimation

Estimation area by counting wiring tracks.

Multiple by 8 to express in A.