


(1)

Name # Asad Alish
 ID # 6962
 Department # Computer Science
 Subject # Computer Architecture
 Major Assignment # 1 summer 2020
 Date # 16/08/2020

Q No 1 Give answer to each of the following.

(A) Draw the IBM Z Enterprise EC12 core layout and explain the function of each sub-area.



IDU (Instruction decode unit) :-

The IDU is responsible for the parsing and decoding of all Z/Architecture operation codes.

(2)

LSU (Load Store Unit) :-

It is responsible for handling all type of operation access of all lengths, modes and formats.

XU (Transaction Unit) :-

This unit translated logical address from instruction into physical addresses in the main memory.

FXU (Fixed point unit) :-

The FXU executes fixed point arithmetic operations.

BFU (Binary floating point unit) :-

The Bfu handles all binary and hexadecimal floating point operations.

DFU (Decimal floating point unit) :-

The DFU handles both fixed point and floating point operations on numbers that are stored as decimal digits.

RU (Recovery Unit) :-

The RU keeps a copy of complete state of the system that include all registers.

COP (Dedicated Co-processor) :-

The COP is responsible for data compression and

(3)
description function for each core
I-cache:-

This is a 64 kb L1 instruction cache allowing the JFU to prefetch instructions before they are needed.

L2 cache:- This is the control logic that manages the traffic through the two L2 cache.
Data L2:-

1 Mb L2 cache for all memory traffic other than instruction.

Inst L2:- 1 Mb instruction cache.

(B) Discuss the JAS operation in detail.

Ans The JAS operates by respectively performing an instruction cycle consists of two sub cycles.

(a) Fetch cycle:-

The control circuitry cycle interrupts the opcode and executes the instruction by sending out the appropriate control signal to cause data to be moved or an operation to be performed by ALU. And this instruction perhaps taken from the JBR.

(b) Execute cycle:-

The control circuitry interrupts the opcode & execute the

(4)

the instruction by sending out the appropriate control signal to cause data to be moved or an operation to be performed by the ALU.

(C) What is embedded system? (B4)
different embedded system used in everyday life?

Ans Often embedded system are tightly coupled to their environment. This can give rise to real time constraints such as required speed of motion, This imposes more complex real time constraints list of everyday life.
Such as Cellphone, digital cameras, Video cameras, calculators, Microwave washing machines etc.

(D) Discuss different desktop applications that require the great power of contemporary microprocessor-based system?

Ans The given below are the applications that require the great power of contemporary based Microprocessor system.

(1) Image processing (2) Three dimensional rendering (3) Speech recognition (4) Video conferencing (5) Simulation Modelling.

(E) Discuss the techniques used in contemporary processor to increase speed?

Ans Here come of the techniques used to increase the speed are

(1) Pipelining:- Pipelining enable to processor to work simultaneously on multiple

(5)

instructions by performing a different phase for each of the multiple instructions

(2) Branch prediction :- Branch prediction potentially increase the amount of work available for the processor to execute.

(3) Superscalar execution :- This is the ability to issue more than one instruction in every processor clock cycle.

(F) Discuss the problems created due to increase in clock speed in logic density of the processor?

Ans The problem which is created due to increase the clock speed and logic density of the processor are given below:

Power :- As the density of logic and the clock speed on a chip are increase, so the power density increases and also dissipated that heat.

Memory latency :- Memory access speed (latency) and transfer speed (throughput) of processor speed.

(G) Discuss the speed up of a program using multiple processors compared to a single processor using Amdahl's law.

Ans The speedup using a parallel processor with N processors that fully exploits the parallel position of the program is as follows

(6)

$$\begin{aligned} \text{Speedup} &= \frac{\text{time to execute program on a single processor}}{\text{time to execute program on } N \text{ parallel processors}} \\ &= \frac{T(1-f) + T_f/N}{T(1-f) + T_f} \\ &= \frac{1}{1-f} \end{aligned}$$

(11) Discuss the multicore, MIC and GPU in detail?

Multicore:- The use of multiple processors on the same chip provides the potential to increase performance without increasing the clock rate.

MIC:- Leap in performance as well as the challenges in developing software to exploit such a large number of core.

GPU:- Core designed to perform parallel operations on graphic data. It is used to encode and render 2D and 3D graphics.

(12) Discuss the quickpath Interconnect (QPI) protocol layers.

QPI layers:-

In this layer the packet is defined as the unit of transfers. One key function performed at this level is a cache coherency protocol, which deals with making sure that main memory values held in multiple cache are consistent. A typical

data packets payload is a block of data being sent to or from a cache.

(J) Discuss the physical and logical Architecture of PCIe in detail.

Ans A root complex device also referred to as a chipset or a host bridge connects the processor and memory subsystem to the PCI express switch fabric comprising one or more PCIe and PCIe switch device.

PCIe links from the chipset may attached to a following devices:

(1) Switch: The switch manages multiple PCIe streams.

(2) PCIe end point: An I/O device or controller that implement PCIe such as Giga bit ethernet switch, disk interface or communication controller etc.

(3) PCIe or PCI bridge: Allow older PCI devices to be connected to PCIe based system.

Q No. 2

(A) Main structural components of a computer.

Ans Main four components of a computer
CPU CPU controls the operation of the computer and perform data processing.

②
Main Memory:- In which we store data.

System Interconnection:- Some mechanism that provides for the communication.

I/O:- It moves data from computer to external device and vice versa.

(B) Key characteristics of a planned computer family?
Similar or identical instruction set:- This means that program can move up but not down.

Identical operating system:- The same basic OS is available for all family members.

Increasing Number of I/O parts:- The number of I/O parts increases in going from lower to higher family.

Increasing Memory sizes:- Increasing the main memory size is going to family.

Increasing costs:- Increasing costs into higher family member.

(C) Stored program computer:- The first generation computers used vacuum tubes for digital logic elements. A fundamental design approach first implemented in the IAS computer is known as the stored program concept and now a

(9)

day main memory which stored both data and information.

(D) Moore's law :-

Ans :- Gordon Moore observed that the number of transistors was doubling every year on a single chip the pace slowed to doubling every 18 months in the 1970s, but has substantiated that ratio since.

- (1) The cost of computer
- (2) the electrical path length is shortened increasing operating.
- (3) The computer becomes smaller.

(E) Instruction cycle state diagram :-

Ans :- Instruction fetch :- Read instruction from its memory location into the processor.

Instruction operation decoding (Iod) :-

Analyze instruction to determine type of operation to be performed and operands to be used.

Operand address calculation (Oac) :- If the operation

involves reference to an operand in memory or available via I/O then determine the address of the operand.

Operand fetch :-

Fetch the operand from memory or read it in form I/O.

(10)

Data operation :- Perform the operation indicated in the instruction

Operand store :- Write the result into memory or out to I/O.

(F) Classes of interrupts?

Classes of interrupts:-

Ans

Program :- It is generated by some condition that occurs as a result of an instruction execution such as arithmetic overflow, division by zero or reference outside a user allowed memory space.

Hardware failure :- It is generated by a failure such as power failure or memory parity failure - error.

Timer :- It is generated by a timer within the processor. This allow the operating system to perform certain functions on a regular basis.

I/O :- It is generated by an I/O controller to signal normal completion of an operation request service from the processor.

(G) Bus Interconnection scheme?

Ans The most common computer interconnection structures are based on the use

(11)

of one or more system buses. A system bus consists typically of from about fifty to hundred lines. These are given below:

Data line :- Data line provide path for data to move of among system module.

Address line :- It catches the addresses of data that move from one to another.

Control line :- And this lines control the above line I to write, transfer etc.

Q No 3 Differentiate each of the following.

(A) Computer Organization and Computer architecture

Ans Computer Architecture :- Refers to those attributes of a system visible to a programmer or, put another way these attributes that have a direct impact on the logical execution of program.
Computer organization :- Refers to the operational units and their interconnection that realize the architecture specification.
Example Architecture attributes include the instruction set e.g. numbers characters I/O mechanisms.

(B) RISC and CISC

Ans RISC:- Reduced instruction set computers. The ARM architecture is used in a wide variety of embedded systems and is one of the most powerful and best designed RISC based systems on the market.

CISC:- The x86 incorporates the sophisticated designed principles once, found only on main frames and super computers and serves as an excellent example of CISC design.

(C) Microprocessors and Microcontroller

Microprocessor:- Chip included register, an ALU and some sort of control unit or instruction processing logic. As transistor density increases it becomes possible to increase the complexity of the instruction set architecture and ultimately to add memory and more than one processor.

Microcontroller:- Chip makes a substantially different use of the logic space available, a microcontroller is a single chip that contains the processor, non-volatile memory for the program (ROM).

(D) Cortex-A, Cortex-R and Cortex-M3

Ans Cortex-A :- The cortex A and cortex A-50 are application processor independent for mobile devices such as smartphones and E-book readers, digital tv, home gate way etc.

Cortex-R :- The cortex-R is designed to support real-time application in which the thing of event need to be controlled with rapid response to events. They run at a high frequency e.g 200Mhz to 800 Mhz.

Cortex-M :- Cortex-M series processors have been developed primary for the microcontroller domain where the need for fast highly deterministic interrupt management is coupled with the desire for extremely low gate count and lowest possible power consumption.

(E) Program flow of control without interrupt and with interrupt.

Ans -> In the interrupt cycle, the processor checks to see if any interrupts have occurred, indicated by the presence of an interrupts signals.

-> If no interrupt are pending, the processor proceeds to the fetch cycle and fetches the

(14)

the next instruction of the current program.

(F) Disabled interrupt and nested Disabled interrupt processing?

Ans Disabled interrupt:- simply mean that the processor can and will ignore that interrupt request signal.

Nested interrupt:- Is to allow an interrupt of higher priority to cause a lower priority interrupt handler to be itself interrupted.

(G) Programming in hardware and programming in software?
Programming in hardware:-

Suppose we construct a general purpose configuration of arithmetic and logic functions. This set of hardware perform remains functions on data in the original case of customized hardware, the system accepts data and produced results.

Programming in software:- The new method is much easier instead of rewriting the hardware for each new program, all we need to do is provide a new sequence of code, each code is in effect, on instruction and part of the hardware interrupts each instruction and generates control signals.

Q No 4(D)Ans

(a) Since we have the same instruction mix, that means the additional instruction for each task could be allocated appropriately between the instruction types. Therefore, the following table be gotten:

Instruction type	CPI	Instruction	
→ Arithmetic And Logic	1	60%	Min $\frac{2}{100}$
→ Load / store with cache hit	2	18%	
→ Branch	4	12%	
→ Memory reference with cache miss	12	10%	

$$\text{Average CPI} = (1 \times 0.6) + (2 \times 0.18) + (4 \times 0.12) + (12 \times 0.1) = 2.64$$

Therefore the CPI has been increased since the time for memory access is also increased.

(b) Mips rate = $400 / 2.64 = 152$
Therefore, the corresponding drop in the Mips rate

(c) $T = \frac{I_c}{(\text{Mips} \times 10^6)}$

For one processor $T_1 = (2 \times 10^6) / (178 \times 10^6) = 11 \text{ ms}$

(16)

For 8 processors

$$T_8 = \frac{2 \times 10^6}{8} + 0.025 \times 10^6 = 1.8 \text{ ms}$$

$$\text{Speed up} = \frac{\text{time to execute program on single processor}}{N \text{ parallel processor}}$$

$$= \frac{11}{1.8} = 6.11$$

(d) In fact, there are two inefficient in the parallel system. The first one is that there are more additional instructions which are added to coordinate between threads. The second one is that there is contention for memory access. Thus, none of the code is inherently serial and all of its parallelizable but with scheduling overhead.

By depending on the information given, it is not obvious how to quantify this effect on the Amdahl's law. Therefore, suppose that the fraction of code, which is parallelizable is $f=1$. Then Amdahl's law decreases to $\text{Speedup} = N = 8$, therefore the actual speedup is only about 75% of the theoretical speedup.

(7)

Ques (7)

Ans

Since the clocking rate is 4 MHz , the bus cycle will need $0.25\ \mu\text{s}$. Thus, the memory cycle will take $0.25 \times 4 = 1\ \mu\text{s}$.

By applying this if an odd-aligned word is referenced, two memory cycles, each consisting of four bus cycles, are required to transfer the word, from the question, so we will have three cases:

First is if both operands are even-aligned so the time required is $1 \times 2 = 2\ \mu\text{s}$ to fetch both operands.

Second case is if both operands are odd, so the address required is $1 \times 4 = 4\ \mu\text{s}$ to fetch the operands.

Third case is if only one is odd-aligned, so the time required is $1 \times 3 = 3\ \mu\text{s}$ to fetch both operands.

(8)

Ans

(a)

$$2^n (32 - 8) = 2^{24} = 16,777,216 \text{ bytes} \\ = 16 \text{ MB}, (8 \text{ MB} = 1 \text{ byte for opcode})$$

(b) \rightarrow 32 bit local address bus and a 16 bit local data bus. Instruction and data transfer would take three bus cycles each, one for the address and

(18)

two for the data. Since if the address bus is 32 bits, the whole address can be transferred to memory at once and decoded there; However, since the data bus is only 16 bits, it will require 2 bus cycles (accesses to memory) to fetch the 32-bit instruction or operand

(2) a 16 bit local address bus and a 16 bits local data bus, instruction and data transfer would take four bus cycles each, two for the address and two for the data. Therefore, that will have the processor perform two transmissions in order to send to memory the whole 32 bit address; this will require more complex memory interface control to latch the two halves of the address before it perform an access to it.

(c) For the PC needs 24 bits (24 bit address) and for the IR needs 32 bits (32 bit addresses).

Q No 4 (c)

Effective CPI

$$CPI = (1 \times 46000) + (2 \times 32000) + (2 \times 16000) + (2 \times 9000) / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

(19)

Mips rate = $60 \text{ Mips} / 1620 \times 10^6$

Mips rate = $60 \times 10^6 / 1620 \times 10^6$

Mips rate = $60 / 1620$

Mips rate = 0.037

Execution time

$T = I_c / (Mips \times 10^6)$

$T = 104000 / (0.037 \times 10^6)$

$T = 104000 / (37 \times 10^3)$

$T = 2.811 \times 10^3$

$T = 2.811 \text{ second}$

Q 4 (B)

Ans

Following two memory addresses

opcode	operand
00000001	00000000010

In the beginning, the CPU have to fetch the instruction from the memory. Then the instruction will include the address of the data which is required to load. through the execution the memory will be accessed in that time to load data contents which is located at that for a total of two trips to memory.

Q No 4 (A)

(a) Following Assembly language code for given addresses.

Address	Contents
08A	Load M (0FA) Store M (0FB)
08B	Load M (0FA) Jump +M (08D)
08C	Load -M (0FA) Store M (0FB)
08D	

(b)

This program is to store the absolute value of content at memory location 0FA into memory 0FB.