

# INU

## IQRA NATIONAL UNIVERSITY

*Name : Sauood Ur Rehman*

*Department : BS(CS)*

*Semester : 4th*

*ID # : 15031*

*Assignment : Mid Term*

*Subject : Computer  
Architecture*

*Submitted To: Muhammad Amin Sir*

*Dated : 5<sup>th</sup> May 2020*

①

Name

Muhammad al Helwan

ID #

15031

Bs (cs)

4<sup>th</sup> semester

Signature Muhammad


Computer Architecture

Amin

Q1

Give answer to each of the following?

Ans (A)



- \* \* IFU or stand for instruction fetch unit. The IFU is responsible for the parsing and decoding of all 2/Architecture operation codes.
- \* \* LSU or stand for load store unit. It is responsible for handling all type of operand access of all length modes and formats.
- \* \* DCU or stand for Translation unit. This unit translate logical address from instruction into physical address in the main memory.

- \* FPU or The fpu executes fixed point arithmetic operation.
- \* BFCU or stand for Binary floating point unit. The BFCU handles all binary and hexadecimal floating point operations.
- \* DFCU or stand for Decimal floating point unit. The DFCU handle both fixed point and floating point operation on number that are stored as decimal digits.
- \* RU or (Recovery unit) The RU keeps a copy of the complete state of the system that include all register.
- \* COP or (Dedicated co-processor) The COP is responsible for data compression and encryption function for each core.
- \* I-cache or This is a 64 kb L1 instruction cache memory allowing. The IFU to prefetch instructions before they are needed.
- \* L2-cache or This is control logic that manages the traffic through the two L2-caches.
- \* Data L2 or 1MB L2 cache for all memory traffic other than instruction.
- \* Inst L2 or 1MB instruction cache.

Ans B

The IAS operates by respectively performing an instruction cycle. Each instruction cycle consists of two sub-cycle.

- 1) Fetch cycle or The opcode of next instruction is loaded into the IR and the address portion is loaded into the MAR. This instruction perhaps taken from the ISR.
- 2) Execute cycle or The control circuitry interprets the opcode & executes the instruction by sending out the appropriate control & signal to cause data to be moved or an operation to be performed by the ALU.

Ans C

Often embedded systems are tightly coupled to their environment. This can give rise to real time constraints such as required speeds of motion. This imposes more complex real time constraints out of daily life. Such as cell phone video camera, home security system, washing machines, digital camera, logging system.

Ans D

The given below are the application that require the great power of contemporary microprocessor system are 1) image processing 2) Three dimension 3) speech recognizing 4) video conferencing 5) Multimedia Authoring 6) Voice and video communication of files 7) Simulation modelling

(4)

Ans

Here some of techniques used to increase the speed are

- 1) Pipelining or Pipelining enable to processor to work simultaneously on multiple instruction by performing a different phase for each of the multiple instruction.
- 2) Branch prediction or Branch prediction potentially increase the amount of work available for the processor to execute.
- 3) Superscalar execution or This is the ability to issue more than one instruction in every processor clock cycle.
- 4) Data flow analysis or The processor analysis which instruction are dependent on each other results or data to create an optimized schedule of instruction.
- 5) Speculative execution or This enables the processor to keep its execution engines as busy as possible by executing instruction that are likely to be needed.

Ans

The problems which is created due to increase the clock speed and logic density of the processor are given below.

Power or As the density of logic and the clock speed on a chip increase so the power density increase and also dissipated heat need.

(5)

Sauood ur Dehman

15031

Reclatay is The speed at which electrons can flow on a chip b/w transistors is limited by the resistance and capacity of the metal wires connecting the specifically delay increase as the RC product increase.

Memory latency is Memory access speed (latency) and transfer speed (throughput) Any Processor speed

Ans Q1,

The speedup using a parallel processor with  $N$  processor not fully exploit the parallel portion of the program is as follow.

speedup Time to execute program on a single processor / Time to execute program on  $N$  parallel processors =

$$\frac{T(1-f) + T_f}{T(1-f) + T_f/N} = \frac{1-f + f/N}{1-f + f/N}$$

Ans Q2,

Multicore is The use of Multiple processor on the same chip/correlates the potential to increase performance without increasing the clock rate.

MIC is leap in performance as well as the challenges in developing software to exploit such a large number of core

GPU is core designed to perform parallel operations on graphic data. it is used to encode and render 2D and 3D graphics as well as processor video.

Ans 1

QPI Protocol Layer or

In this layer, the packet is defined as the unit of transfer. One key function performed at this level in a cache coherency protocol, which deals with making sure that main memory values held in multiple caches are consistent. A typical data packet payload is a block of data being sent to or from a cache.

Ans 2

Physical and Logical Architecture of PCIe

- \* A root complex device also referred to as a chipset or a host bridge connects the processor and memory subsystem to the PCI Express switch fabric comprising one or more PCIe and PCIe switch devices.
- \* PCIe links from the chipsets may attach to the following kind of devices that implement PCIe.
  - \* Switch: The switch manages multiple PCIe streams.
  - \* PCIe endpoint: An I/O device or controller that implements PCIe such as Gigabit Ethernet switch, a graphics or video controller, disk interface or a communication controller.
  - \* Legacy endpoint or legacy endpoint category is provided for existing designs that have been migrated to PCI Express and it allows legacy behavior such as use of I/O space and bus-to-bus transactions.
- \* PCIe/PCI bridge: Allows older PCI devices to be connected to PCIe-based systems.

Q2

Ans a

Main structural component of a computer.

There are four main structural components.

- 1) CPU or controls the operation of computer and perform its data processing function; often simply referred to as processor.
- 2) Main memory or stores data.
- 3) I/O: Moves data b/w the computer and external environment.
- 4) system interconnection or some mechanism that provides for communication among CPU, main memory and I/O.

Ans b

The characteristic of a family are as follow

- \* Similar or identical instruction <sup>set</sup> or In some cases the lower end of family has an instruction set that is a subset of that of the top end of the family. This means that program can move up but not down.
- \* Similar or identical operating system or The same <sup>members</sup> basic operating system is available for all family.
- \* Increasing speed or The rate of instruction execution increase in going from lower to higher family members.
- \* Increasing I/O ports or The number of I/O ports increase in going from lower to higher family member.
- \* Increasing memory size or The size of memory increase in going lower to higher family member.
- \* Increasing cost or At a given point time, cost of a system increase in going lower to higher family member.



Ans 3

Stored Program Computer.

A fundamental design approach first implemented in the IAS computer is known as the stored-program concept. This idea is usually attributed to the mathematician John von Neumann.

The first publication of the idea was in 1945 proposal by von Neumann for a new computer the EDVAC in 1946, von Neumann and his colleagues began the design of a new stored program computer, referred to as the IAS computer at the Princeton Institute for Advanced Studies.

The first publication of the idea was in 1945 proposal by von Neumann for a new computer the EDVAC in 1946, von Neumann and his colleagues began the design of a new stored program computer, referred to as the IAS computer at the Princeton Institute for Advanced Studies.

- A main memory which stores both data and instructions.
- An arithmetic and logical unit (ALU) capable of operating on binary data.

Ans 4

Moore's Law.

The famous Moore's law which was propounded by Gordon Moore (founder of Intel) in 1965 [Moore's]. Moore observed that the number of transistors that could be put on a single chip was doubling every year. The pace slowed to a doubling every 18 months in the 1970s but has sustained that rate ever since.

Moore's law are as follows.

- 1) The cost of computer logic and memory circuitry has fallen at a dramatic rate.
- 2) Because logic and memory elements are placed closer together on more densely packed chips the electrical path length is steadily increasing operating.
- 3) The computer becomes smaller making it more convenient to place in a variety.
- 4) There is a reduction in power requirement.
- 5) With more circuitry on each chip, there are fewer interchip connections.

Ans E

Instruction cycle state diagram.

The state in instruction cycle can be described as follows.

- \* Instruction address calculation (IAC) : Determine the address of the next instruction to be executed. usually this involves adding a fixed number to the address of the previous instruction.
- \* Instruction fetch (IF) : Recal instruction from its memory location into the processor.
- \* Instruction operation decoding (IOD) : Analyze instruction to determine type of operation to be performed and operands
- \* Operand Fetch (OF) : Fetch the operand from memory or read it in from I/O.
- \* Data operation (DO) : Perform the operation indicated in the instruction.
- \* Operand store (OS) : write the result into memory or out to input/output

Ans F

classes of interrupts :

- I) Program : It is generated by some condition that occur as a result of an instruction execution such as arithmetic overflow division by zero, attempt to execute an illegal machine instruction, or reference outside a user's allowed memory space.
- II) Timer : It is generated by a timer within the processor. This allow the operating system to perform certain function on a regular basis.
- III) I/O : It is generated by I/O controller to signal normal completion of an operation, request service from the processor or to signal variety of error condition.
- IV) Hardware failure : It is generated by failure such as power failure or memory parity error.

Ans 'E',  
8

Bus interconnection scheme

The most common computer interconnection structures are based on the use of one or more system buses.

- (a) Data lines or The data lines provide a path for moving data among system modules. These lines collectively are called the data bus.
- (b) Address lines or The address line are used to designate the source or destination of the data on the data bus. The width of address bus determines the maximum possible memory capacity of the system.
- (c) Control lines or The control line are used to control the access to and use of data and address lines because the data and address lines are shared by all components. Typical control lines include: Memory write, Memory read, I/O write, I/O read, Transfer ACK, Bus request, Bus grant, interrupt request, interrupt ACK, clock and Reset.

Q3

Ans 'A',  
8

Computer organization and Architecture

- \* Computer Architecture refer to those attributes of a system visible to a programmer or, put another way, those attributes that have a direct impact on the logical execution of a program. A term that is often used interchangeably with computer architecture is instruction set architecture (ISA).

\* Computer organization or Refer to the operations unit and their interconnection that realize the architectural specification. Examples of architectural attributes include the instruction set, the no. of bits used to represent various data types (e.g., number characters), I/O mechanism and techniques for addressing memory.

Ans B,

### RISC and CISC

\* The current x86 offering represent the result of decade of design effort on complex instruction set computer (CISC). The x86 incorporate the sophisticated design principles once found only on mainframes and supercomputer and serves as an excellent example of CISC design.

\* An alternative approach to processor design is the reduced instruction set computer (RISC). The ARM architecture is used in a wide variety of embedded system and is one of the most powerful and best designed RISC-based system on the market. In the section on the next we provide a brief overview of these two systems.

Ans C,

Micro Processor is a chip included register, an ALU and some sort of control unit or instruction processing logic. As transistor density increased it became possible to increase the complexity of the instruction set architecture and ultimately to add

Mansory

and more than one processor.

Micro controller is a chip makes a substantially different use of the logic space available. a micro controller is a single chip that contains the processor non-volatile memory for the program (ROM).

Ans D

Cortex A is The cortex A and cortex A10 are application processor instances for mobile devices such as smart phones and Ebook readers digital tv. home gate way etc.

Cortex R is The cortex R is designed to support real time application in which the delay of event need to be controlled with rapid response to events they run at slightly frequency e.g. (700 MHz to 800 MHz)

Cortex M - cortex M series processor have been developed primary for the micro controller domain where the need for fast highly deterministic interrupt management is coupled with the desire for extremely low gate count and lowest possible consumption.

Ans E, Program flow of control without interrupt and with interrupt -

- 1) In the interrupt cycle the processor checks to see if any interrupt have occurred indicated by the presence of an interrupt signals.
- 2) if no interrupt are pending the processor proceeds to the fetch and fetches the next instruction of the current program.

Ans F, Disabled interrupt and nested interrupt

Disabled interrupt is simply mean that the processor can and will ignore that interrupt request signal.

nested interrupt is to allow an interrupt of higher priority to cause a lower priority interrupt handler to be itself interrupted.

Ans C,  
5

Programming in Hardware is suppose we construct a general purpose configuration of arithmetic and logic function. This set of hardware will perform various function on data in the original case of customized hardware the system accept data and produced result.

Programming in Software or

The new Method programming is much easier instead of rewriting the hardware for each new program. All we need to do is provide a new sequence of code. Each code is in effect an instruction and part of the hardware interpret each instruction and generates control signal.

Q4  
5

Ans 'A'  
3

1) Here is a simple way to understand this problem.  
content are divided up into two (bits) instruction (LH and RH)  
LH instruction = 010FA  
opcode = 01  
address = 0FA  
RH instruction = 210FB  
opcode = 21  
address = 0FB  
since this is hexadecimal form you have to convert this number to binary form.

Structure Review

15031

LH instruction is 01 = 00000001 = (load) M(0FA)  
Refer to the memory address location 0FA  
The first 5 bits of 08A should read - (load)  
M(0FA)

RH instruction is

2A = 00100001 = store M(0FB)

M(0FB) refer to the memory address location 0FB

The second 5 bits of 08A should read - store  
M(0FB). Finally the assembly language  
for 08A 010FA210FB  
LOAD M(0FA)  
STOR M(0FB)

2) Here is a simple way to understand this  
problem.

Content are divided up into two 5 bit instructions  
CH and RH.

CH instruction = 010FA

opcode = 01

address = 0FA

RH instruction = 0F08D

opcode = 0F

address = 08D

Now convert this number into Binary  
form.



LA instruction 01

01 = 00000001 = LOAD M(01)

M(01) refers to memory address location 01

The first 8 bits of 01B should read = (01) M(0FA)

RA instruction 0F = 00001111 = JUMP + M(0F)

refers to memory address location 0F

The second 8 bits of 0FB should read = JUMP + M(0FD, 0109)

Finally the assembly language codes for 01B 010FA0F0FD is -

LOAD M(0FA)

JUMP + M(0FD, 0109)

3) Here is a simple way to understand this problem.  
 contents are divided up to two 8-bit instructions

LA instruction = 020FA

op code = 02

address 0FA

RA instruction = 210FB

op code = 21

address = 0FB

Solved by Rehman 15031

Since this is hexadecimal form, you have to convert the number to binary form.

LA instruction is

$$02 = 00000010 = \text{LOAD} - M(x)$$

M(x) refer to memory address location of FA

The first shift of OBC should read  $\text{LOAD} - M(\text{OFA})$

$$\text{RA instruction is } 21 = 00100001 = \text{STOP } M(x)$$

M(x) refer to memory address location of FB

The second shift of OBC should read -  $\text{STOP } M(\text{OFB})$

Finally the assembly language code for OBC  $02 \text{ OFA} \text{ } 21 \text{ OFB}$  is

$\text{LOAD} - M(\text{OFA})$

$\text{STOP } M(\text{OFB})$

Ans b  
5

1) In OBA address the  $M(\text{OFA})$  transfer to the accumulator and transfer contents of accumulator to memory location OFB.

2) In OBB address the  $M(\text{OFA})$  transfer to the accumulator and take next instruction from left half of  $M(\text{OBD})$ .

(18)

Solved as per

15031

- 3) In OBC address Dec-M(OFA) transfer to Dec accumulator and transfer content of accumulator to memory location.

Ans  $\frac{c}{s}$

Effective CPI is

$$CPI = (1 \times 46000) + (2 \times 33000) + (2 \times 16000) + (2 \times 9000) / 100$$

$$CPI = 162000 / 100$$

$$CPI = 1620$$

MIPS Rate is

$$= 60 \text{ MIPS} / 1620 = 10^6$$

$$= 60 \times 10^6 / 1620 = 10^6$$

$$= 60 \text{ MIPS}$$

$$1620$$

$$MIPS \text{ Rate} = 0.037$$

Quantum Delman 15031

Execution Time

$$T = I_c / (C \cdot MIPS \cdot 10^6)$$

$$T = 104000 / (0.037 \cdot 10^6)$$

$$T = 104000 / 37 \cdot 10^3$$

$$T = 2.811 \cdot 10^{-3}$$

$T = 2.811 \text{ sec}$

Ans D

Since we have the same instruction mix that means the additional instruction for each task could be allocated appropriately between the instruction type. Therefore the following table be gotten

Instruction Type	CPI	Instruction Mix
Arithmetic and Logic	1	60%
Load/store with cache hit	2	18%
Branch	4	12%
Memory reference with cache miss	12	10%

Saheed ur Rehman 15031

The average CPI = (1x0.6) + (2x0.18) + (1x0.12) + (12x0.1)

CPI = 2.64

Therefore CPI has been increased since the time for memory access is also increased.

b) MIPS = 400 / 2.64 = 152

There is a corresponding drop in the MIPS rate

c) The speedup factor equal to the ratio of the execution times

The execution time is calculated as the following

T = I\_c / (MIPS x 10^6)

For one process T\_1 = (2 x 10^6) / (171 x 10^3)

T\_1 = 11ms

For 8 processor each process executed 1/8 of the 2 million instruction plus the 25,000

T\_8 = (2 x 10^6 / 8) + 0.025 / (1/8 x 171 x 10^3)

T\_8 = 1.8ms

Speedup =  $\frac{\text{Time to execute program on a single processor}}{\text{Time to execute program on } N \text{ parallel processors}}$

$$\text{Speedup} = \frac{11}{1.8}$$

$$\boxed{\text{Speedup} = 6.11}$$

d) By depending on the information given it is not obvious how to quantify his effect in Amdahl's equation. Therefore if it is suppose that fraction of code which is parallelizable is  $\frac{1}{4}$  than Amdahl's law decrease to speed  $N=2$ . Therefore the actual speedup is only about 75% of the theoretical speedup.

Ans E,  
5

Six steps are

- 1) (a) The PC contains 300 the address of the first instruction. This value is loaded into the MAR.
- (b) The value in location 300 (which is the instruction with the value 1990 in hexadecimal) is loaded into the MBR.

and the PC is incremented. These two steps can be done in parallel.

2) (a) The value in the MBR is loaded into the IR.

(b) The address position of the IR (96) is loaded into the MAR.

(c) The value in location 96 is loaded into the MBR.

(d) The value in the MBR is loaded into the AC.

3) (a) The value in the PC (301) is loaded into the MAR.

(b) The value in location 301 (which is the instruction with the value 594) is loaded into the MBR and the PC is incremented.

(c) The value in the MBR is loaded into the IR.

4) (a) The address position of the IR (94) is loaded into the MAR. (b) value in location 94 is loaded into the MBR.

(c) The value of location MBR are added and the result is stored in the AC.

Fundamental of Computer

15031

- 5) (a) The value in the PC (302) is loaded into the MAR.
- (b) The value in location 302 (which is the instruction with the value 2941) is loaded into the MBR, and the PC is incremented.
- (c) The value in the MBR is loaded into the IR.
- 6) (a) The address portion of the IR (941) is loaded into the MAR.
- (b) The value in the AC is loaded the MBR.
- (c) The value in the MBR is stored in location 941.

Ans F<sub>5</sub>(a)  $224 = 16 \text{ MBytes}$ 

(b) (F) if the local address bus is 32 bit the whole address can be transferred at once and decoded in memory. However because the data bus is only 16 bits, it will require 2 cycles to fetch a 32 bit instruction or operand.

(2) The 16 bits of the address placed on the address bus can't access the whole memory interface control is needed to latch and find parts of the address and then the second part.



(c) The program counter must be at least 24 bits. Typically a 32-bit microprocessor will have a 32-bit external address bus and a 32-bit program counter. Unless on-chip segment registers are used, it may work with a smaller program counter if the instruction register is to contain the whole instruction, it will have to be 32-bit long if it will contain only the op code (called the op code register) then it will have to be 8 bits long.

Ans 5

A bus cycle takes  $0.25 \mu s$ , so a memory cycle takes  $2 \mu s$ . It takes  $2 \mu s$  to fetch the two operands. If one is odd aligned the time required is  $3 \mu s$ . If both are odd aligned, the time required is  $4 \mu s$ .