# Fundamentals of Power Electronics Second Edition 



## Fundamentals of Power Electronics

SECOND EDITION

# Fundamentals of Power Electronics <br> SECOND EDITION 

Robert W. Erickson<br>Dragan Maksimović<br>University of Colorado<br>Boulder, Colorado

## Distributors for North, Central and South America: <br> Kluwer Academic Publishers <br> 101 Philip Drive <br> Assinippi Park <br> Norwell, Massachusets 02061 USA <br> Telephone (781) 871-6600 <br> Fax (781) 871-6528 <br> E-Mail [kluwer@wkap.com](mailto:kluwer@wkap.com) <br> Distributors for all other countries: <br> Kluwer Academic Publishers Group <br> Distribution Centre <br> Post Office Box 322 <br> 3300 AH Dordrecht, THE NETHERLANDS <br> Telephone 31786576000 <br> Fax 31786576254 <br> E-Mail services@wkap.nl> <br> Electronic Services [http://www.wkap.nl](http://www.wkap.nl)

## Library of Congress Cataloging-in-Publication

Erickson, Robert W. (Robert Warren), 1956-
Fundamentals of power electronics / Robert W. Erickson, Dragan Maksimovic,--2nd ed. p. cm.

Includes bibliographical references and index.
ISBN 978-1-4757-0559-1 ISBN 978-0-306-48048-5 (eBook)
DOI 10.1007/978-0-306-48048-5

1. Power electronics. I. Maksimovic, Dragan, 1961- IL. Title.

TK7881.15 .E75 2000
621,381--dc21
$00-052569$

Copyright 2001 by Kluwer Academic Publishers. Sixth Printing 2004.
Cover art Copyright * 1999 by Lucent Technologies Inc. All rights reserved. Used with permission.
Softcover reprint of the hardcover 2nd edition 2001 978-0-7923-7270-7
All rights reserved. No part of this publication may be reproduced, stored in a retrieval systern or transmitted in any form or by any means, mechanical, photo-copying, recording, or otherwise, withont the prior written permission of the publisher, Kluwer Academic Publishers, 101 Philip Drive, Assinippi Park, Norwell, Massachusetts 0206]

Printed on acid.-free paper.

Dedicated to
Linda, William, and Richard
Lidija, Filip, Nikola, and Stevan

## Contents

Preface ..... xix
1 Introduction ..... 1
1.1 Introduction to Power Processing ..... I
1.2 Several Applications of Power Electronics ..... 7
1.3 Elements of Power Electronics ..... 9
References
I Converters in Equilibrium ..... 11
2 Principles of Steady State Converter Analysis ..... 13
2.1 Introduction ..... 13
2.2 Inductor Volt-Sccond Balance, Capacitor Charge Balance, and the Small-Ripple Approximation ..... 15
2.3 Boost Converter Example ..... 22
2.4 Cuk Converter Example ..... 27
2.5 Estimating the Output Volage Ripple in Converters Containing Two-Pole Low-Pass Filters ..... 31
2.6 Summary of Key Points ..... 34
References ..... 34
Problems ..... 35
3 Steady-State Equivalent Circuit Modeling, Losses, and Efficiency ..... 39
3.1 The DC Transformer Model ..... 39
3.2 Inclusion of Inductor Copper Loss ..... 42
3.3 Construction of Equivalent Circuit Model ..... 45
3.3.1 Inductor Voltage Equation ..... 46
3.3.2 Capactor Current Equation ..... 46
3.3 .3 Complete Circuit Mode ..... 47
3.3.4 Efficiency ..... 48
3.4 How to Obtain the Input Port of the Model ..... 50
3.5 Example: Inclusion of Semiconductor Conduction Losses in the Boost Converter Model ..... 52
3.6 Summary of Key Points ..... 56
References ..... 56
Problems ..... 57
4 Switch Realization ..... 63
4.1 Switch Appications ..... 65
4.L.! Single-Quadrant Switches ..... 65
4.1. 2 Current-Bidirectional Two-Quadrant Switches ..... 67
4.1. 3 Voltage-Bidirectional Two-Quadrant Switches ..... 71
4.1.4 Four-Quadrant Switches ..... 72
4,1.5 Synchronous Rectifiers ..... 73
4.2 A Brief Survey of Power Semiconductor Devices ..... 74
4.2.1 Power Diodes ..... 75
4.2.2 Metai-Oxide-Semiconductor Field-Effect Transistor (MOSFFT) ..... 78
4.2.3 Bipolar Junction Transistor (BJT) ..... 81
4.2.4 Insulated Gate Bipolar Transistor (IGBT) ..... 86
4.2.5 Thyristors (SCR, GTO, MCT) ..... 88
4.3 Switching Loss ..... 92
4.3.1 Transistor Switching with Clamped Inductive Load ..... 93
4.3.2 Diode Recovered Charge ..... 96
4.3.3 Device Capacitances, and Leakage, Package, and Stray Inductances ..... 98
4.3.4 Efficiency vs. Switching Frequency ..... 100
4.4 Summary of Key Points ..... 101
References ..... 102
Problems ..... 103
5 The Discontinuons Conduction Mude ..... 107
5.1 Origin of the Discontinuous Conduction Mode, and Mode Boundary ..... 108
5.2 Analysis of the Conversion Ratio $M(D, K)$ ..... 112
5.3 Boost Converter Example ..... 117
5.4 Summary of Results and Key Points ..... 124
Problems ..... 126
6 Converter Circuits ..... 131
6.1 Circuit Manipulations ..... 132
6.1.1 Inversion of Source and Load ..... 132
6.1.2 Cascade Connection of Converters ..... 134
6.1.3 Rotation of Three-Terminal Cell ..... 137
6.1.4 Differential Connection of the Load ..... 138
6.2 A Short List of Converters ..... 143
6.3 Transformer Isolation ..... 146
6.3.1 Fu!l-Bridge and Half-Bridge Isolated Buck Converters ..... 149
6.3.2 Forward Converter ..... 154
6.3.3 Push-Pull Isolated Burk Converter ..... 159
6.3.4 Flyback Converter ..... 161
6.3.5 Boost-Derived Isolated Converters ..... 165
6.3.6 Isolated Versions of the SEPIC and the Cuk Converter ..... 168
6.4 Converter Evaluation and Design ..... 171
6.4.1 Switch Stress and Utilization ..... 171
6.4.2 Design Using Computer Spreadsheet ..... 174
6.5 Summary of Key Points ..... 177
References ..... 177
Problems ..... 179
II Converter Dynamics and Control ..... 185
7 AC Equivalent Circuit Modeling ..... 187
7.1 introduction ..... 187
7.2 The Basic AC Modeling Approach ..... 192
7.2.1 Averaging the Inductor Waveforms ..... 193
7.2.2 Discussion of the Averaging Approximation ..... 194
7.2.3 Averaging the Capacitor Waveforms ..... 196
7.2.4 The Average Input Current ..... 197
7.2.5 Perturbation and Linearization ..... 197
7.2.6 Construction of the Small-Signal Equivalent Circuit Model ..... 201
7.2.7 Discussion of the Perturbation and Lineatization Step ..... 202
7.2.8 Resuits for Several Basic Converters ..... 204
7.2.9 Example: A Nonideal Flyback Converter ..... 204
7.3 State-Space Averaging ..... 213
7.3.1 The State Equations of a Network ..... 213
7.3.2 The Basic State-Space Avcraged Model ..... 216
7.3.3 Discussion of the State-Space Averaging Result ..... 217
7.3.4 Example: State-Space Averaging of a Nonideal Buck-Boost Converter ..... 221
7.4 Circuit Averaging and Averaged Swich Modeling ..... 226
7.4.1 Obtaining a Time-Invariant Circuit ..... 228
7.4.2 Circuil Averaging ..... 229
7.4.3 Perturbation and Lincarization ..... 232
7.4.4 Switch Networks ..... 235
7.4.5 Example: Averaged Switch Modeling of Conduction Losses ..... 242
7.4.6 Example: Averaged Switch Modeling of Switching Losses ..... 244
7.5 The Canonical Circuit Model ..... 247
7.5.1 Development of the Canonical Circuir Model ..... 248
7.5.2 Example: Manipulation of the Buck-Boosl Converter Model into Canonical Form ..... 250
7.5.3 Canonical Circuit Parameter Values for Some Common Converters ..... 252
7.6 Modeling the Pulse-Width Modulator ..... 253
7.7 Summary of Key Points ..... 256
References ..... 257
Problems ..... 258
8 Converter Transfer Functions ..... 265
8.1 Review of Bode Plots ..... 267
8.1.1 Single Pole Response ..... 269
8.1.2 Single Zero Response ..... 275
8.1.3 Right Half-Plane Zero ..... 276
8.1.4 Frequency Inversion ..... 277
8.1.5 Combinations ..... 278
8.I. 6 Quadratic Pole Response: Resonance ..... 282
8.1.7 The Low-@ Approximation ..... 287
8.1.8 Approximate Roots of an Arbitrary-Degree Polynomial ..... 289
8.2 Analysis of Converter Transfer Functions ..... 293
8.2.I Example: Transter Functions of the Buck-Boost Converter ..... 294
8.2.2 Transfer Functions of Some Basic CCM Converters ..... 300
8.2 .3 Physical Origins of the RHP Zero in Converters ..... 300
8.3 Graphical Construction of Impedances and Trausfer Functions ..... 302
8.3.1 Series Impedances: Addition of Asymptotes ..... 303
8.3.2 Sertes Resonant Circuit Example ..... 305
8.3 .3 Parallel Impedances: Inverse Addition of Asymptotes ..... 308
8.3.4 Parallel Resonant Circuit Example ..... 309
8.3.5 Voltage Divider Transfer Functions: Division of Asymptotes ..... 311
8.4 Graphical Construction of Converter Transfer Functions ..... 313
8.5 Measurement of AC Transfer Functions and Jmpedances ..... 317
8.6 Summary of Key Points ..... 321
References ..... 322
Problems ..... 322
9 Controller Design ..... 331
9.1 Introduction ..... 331
9.2 Effect of Negative Feedback on the Nerwork Transfor Functions ..... 334
9.2.1 Feedback Reduces the Transfer Functions from Disturbances to the Output ..... 335
9.2.2 Feedback Causes the Transfer Function from the Reference Input to the Output to be Insensitive to Variations in the Gains in the Forward Path of the Loop ..... 337
9.3 Construction of the Important Quantities $I /(1+T)$ and $T /(I+T)$ and the Closed-Loop Transfer Functions ..... 337
9.4 Stability ..... 340
9.4.1 The Phase Margin Test ..... 341
9.4.2 The Relationship Between Phase Margin and Closed-Loop Damping Factor ..... 342
9.4.3 Transient Response vs. Damping Factor ..... 346
9.5 Regulator Design ..... 347
9.5.1 Lead (PD) Compensator ..... 348
9.5 .2 Lag ( $P$ ) Compensator ..... 351
9.5.3 Combined (PID) Compensator ..... 353
9.5.4 Design Example ..... 354
9.6 Measurement of Loop Gains ..... 362
9.6.i Voitage Injection ..... 364
9.6 .2 Current Injection ..... 367
9.6.3 Measurement of Unstable Systems ..... 368
9.7 Summary of Key Points ..... 369
References ..... 369
Problems ..... 369
10 Input Filter Design ..... 377
10.1 Introduction ..... 377
10.1.1 Conducted EMI ..... 377
10.1.2 The Input Filter Design Problem ..... 379
10.2 Effect of an Input Filter on Converter Transfer Functions ..... 381
10.2.1 Discussion ..... 382
10.2.2 Impedance Inequalities ..... 384
10.3 Buck Converter Example ..... 385
10.3.1 Effect of Undamped lnput Filter ..... 385
10.3.2 Damping the Input Filter ..... 391
10.4 Design of a Damped Input Filten ..... 392
10.4.1 $\quad R_{j}-C_{b}$ Parallel Damping ..... 395
$10.4 .2 \quad R_{f}$ - $L_{b}$ Paraliel Damping ..... 396
10.4.3 $k_{f}-L_{k}$ Series Damping ..... 398
10.4.4 Cascading Filter Sections ..... 398
10.4.5 Example: Two Stage Input Filter ..... 400
10.5 Summary of Key Points ..... 403
Reterences ..... 405
Problems ..... 400
11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode ..... 409
11.1 DCM Averaged Switch Model ..... 410
11.2 Small-Signal AC Modeling of the DCM Switch Network ..... 420
112.1 Example: Control-to-Output Frequency Response of a DCM Boost Converter ..... 428
11.2.2 Example: Control-to-Output Frequency Responses of a CCMDCM SEPIC ..... 429
11.3 High-Frequency Dynamics or Converters in DCM ..... 431
11.4 Summary of Key Points ..... 434
References ..... 434
Problems ..... 435
12 Current Programmed Control ..... 439
12.1 Oscillation for $D>0.5$ ..... 44
12.2 A Simple First-Otder Model ..... 449
12.2.1 Simple Model via Algebraic Approach: Buck-Boost Example ..... 450
12.2.2 Averaged Switch Modeling ..... 454
123 A More Accurate Model ..... 459
12.3.1 Current-Programmed Controller Model ..... 459
12.3.2 Solution of the CPM Transfer Functions ..... 462
123.3 Discussion ..... 465
12.3.4 Current-Progranmed Transfer Functions of the CCM Buck Converter ..... 466
12.3.5 Results for Basic Converters ..... 469
12.3.6 Quantitative Effects of Current-Programmed Control on the Converter Transfer Functions ..... 471
12.4 Discontimuous Conduction Mode ..... 473
12.5 Sumnary of Key Points ..... 480
References ..... 481
Problems ..... 482
III Magnetics ..... 489
13 Basic Magnetics Theory ..... 491
13.1 Review of Basic Magnetics ..... 491
13.1.1 Basic Rclationships ..... 491
13.1.2 Magnetic Circuits ..... 498
13.2 Transformer Modeling ..... 501
13.2.1 The ldeal Transformer ..... 502
13.2.2 The Magnetizing Inductance ..... 502
13.23 Leakage Inductances ..... 504
13.3 Loss Mechanisms in Magnetic Devices ..... 506
13.3.1 Core Loss ..... 506
13.3.2 Low-Frequency Copper Loss ..... 508
13.4 Eddy Curents in Winding Conductors ..... 508
13.4.1 Introduction to the Skin and Proximity Effects ..... 508
13.4.2 Lcakage Flux in Windings ..... 512
13.4.3 Foil Windings and Layers ..... 514
13.4.4 Power Loss in a Layer ..... 515
13.4.5 Example: Power Loss in a Transformer Winding ..... 518
13.4.6 Interleaving the Windings ..... 520
13.4.7 PWM Waveform Harmonics ..... 522
13.5 Several Types of Magnetic Devices, Their $B-H$ Loops, and Core vs. Copper Loss ..... 525
13.5.1 Filter Inductor ..... 525
13.5.2 AC Inductor ..... 527
13.5.3 Transformer ..... 528
13.5.4 Coupled Inductor ..... 529
13.5.5 Flyback Transformer ..... 530
13.6 Summary of Key Points ..... 531
References ..... 532
Problems ..... 533
14 Inductor Design ..... 539
14.1 Filter Inductor Design Constraints ..... 539
14.1.I Maximum Flux Density ..... 541
14.1.2 Inductance ..... 542
14.1.3 Winding Area ..... 542
14.1.4 Winding Resistance ..... 543
14.1.5 The Core Gcometrical Constant $K_{g}$ ..... 543
14.2 A Step-by-Step Procedure ..... 544
14.3 Multiple-Winding Magnetics Design via the $K_{g}$ Melhod ..... 545
14.3.1 Window Area Allocation ..... 545
14.3.2 Coupled laductor Design Constraints ..... 550
14.3.3 Design Procedure ..... 552
14.4 Examples ..... 554
14.4.1 Coupled Inductor for a Two-Ouput Forward Converter ..... 554
14.4.2 CCM Flyback Transformer ..... 557
14.5 Summary of Kcy Points ..... 562
Reterences ..... 562
Problems ..... 563
15 Transfiormer Design ..... 565
15.] Transformer Design: Basic Constraints ..... 565
15.1.1 Core Loss ..... 566
15.1.2 Flux Density ..... 566
15.1.3 Copper Loss ..... 567
15.1.4 Total Power Looss vs. $\Delta B$ ..... 568
[5.1.5 Optimum Flux Density ..... 569
15.2 A Step-by-Stcp Transformer Design Procedure ..... 570
15.3 Examples ..... 573
15.3.1 Example 1: Single-Output Isolated Cuk Converter ..... 573
15.3.2 Example 2: Multiple-Output Full-Bridge Buck Converter ..... 576
15.4 AC Inductor Design ..... 580
15.4.1 Outline of Derivation ..... 580
15.4.2 Step-by-Step AC Inductor Design Procedure ..... 582
15.5 Summary ..... 583
References ..... 583
Problems ..... 584
IV Modern Rectifiers and Power System Harmonics ..... 587
16 Power and Harmonics in Nonsinusoidal Systems ..... 589
16.1 Average Power ..... 590
16.2 Root-Mean-Square (RMS) Value of a Waveform ..... 593
16.3 Power Factor ..... 594
16.3.1 Linear Resistive Load, Nonsinusoidal Voltage ..... 594
16.3.2 Nonlinear Dynamic Load, Simusoidal Voltage ..... 595
16.4 Power Phasors in Sinusoidal Systems ..... 598
16.5 Harmonic Cunents in Three-Plase Systems ..... 599
16.5.1 Harmonic Currents in Three-Phase Four-Wire Networks ..... 599
16.5.2 Harmonic Curtents in Three-Phase Three-Wire Networks ..... 601
16.5.3 Harmonic Current Flow in Power Factor Cortection Capacitors ..... 602
16.6 AC Line Current Harmonic Standards ..... 603
16.6.1 Intenational Electrolechnical Comunssion Slandard 1000 ..... 603
16.62 IEEE/ANSI Standard 519 ..... 604
Bibliography ..... 605
Problems ..... 605
17 Line-Commutated Rectificrs ..... 619
17.1 The Single-Phase Full-Wave Rectifier ..... 609
17.1.1 Continuous Conduction Mode ..... 610
17.1.2 Discontinuous Conduction Mode ..... 611
17.1.3 Behavior when $C$ is Large ..... 612
17.1.4 Minimizing THD when $C$ is Small ..... 613
17.2 The Threc-Phase Bridge Rectifier ..... 615
17.2.1 Continuous Conduction Mode ..... 615
17.2.2 Discontinuous Conduction Mode ..... 616
17.3 Phase Control ..... 617
17.3. Inverter Mode ..... 619
17.3.2 Harmonics and Power Factor ..... 619
17.3.3 Commutation ..... 620
17.4 Harmonic Trap Filters ..... 622
17.5 Transformer Connections ..... 628
17.6 Summary ..... 630
References ..... 631
Problems ..... 632
18 Pulse-Width Modulated Rectifiers ..... 637
18.1 Propertics of the Ideal Rectifier ..... 638
18.2 Realization of a Near-Ideal Rectifier ..... 640
18.2.1 CCM Boost Converter ..... 642
18.2.2 DCM Flyback Converter ..... 646
18.3 Control of the Current Waveform ..... 648
18.3.1 Average Current Control ..... 648
18.3.2 Current Programmed Control ..... 654
18.3.3 Critical Conduction Mode and Hysteretic Control ..... 657
18.3.4 Nonlinear Cartier Control ..... 659
18.4 Single-Phase Converler Systems Incorporating Ideal Rectifiers ..... 663
18.4.1 Energy Storage ..... 663
18.4.2 Modeling the Outer Low-Bandwidth Control System ..... 668
18.5 RMS Values of Rectifier Waveforms ..... 673
18.5.1 Boost Rectifer Example ..... 674
18.5.2 Comparison of Single-Phase Reclifier Topologies ..... 676
18.6 Modeling Losses and Efficiency in CCM High-Quality Rectifiers ..... 678
18.6.1 Expression for Controller Duty Cycle $d(t)$ ..... 679
18.6.2 Expression for the DC Load Current ..... 681
18.6.3 Solution for Converter Efficiency $\eta$ ..... 683
18.6.4 Design Example ..... 684
18.7 Ideal Three-Phase Rectifiers ..... 685
18.8 Summary of Kcy Points ..... 691
References ..... 692
Problems ..... 696
V Resonant Converters ..... 703
19 Resonant Conversion ..... 705
19.1 Sinusoidal Analysis of Resonant Converters ..... 709
19.1.1 Controlled Switch Network Model ..... 710
19.1.2 Modeling the Rectifier and Capacitive Filter Networks ..... 711
19.1.3 Resonant Tank Network ..... 713
19.1.4 Solution of Converter Voltage Conversion Ratio $M=V / V$ ..... 714
19.2 Examples ..... 715
19.2. I Series Resonant DC-DC Converter Example ..... 715
19.2.2 Subharmonic Modes of the Series Resonant Converter ..... 717
19.2.3 Parallel Resonant DC-DC Converter Example ..... 718
19.3 Soft Switching ..... 721
19.3.1 Operation of the Full Bridge Below Resonance: Zero-Current Switching ..... 722
19.3.2 Operation of the Full Bridge Above Resonance: Zero-Voltage Switching ..... 723
19.4 Load-Dependent Properties of Resonant Converters ..... 726
19.4.1 Inverter Outpul Characteristics ..... 727
19.4.2 Dependence of Transistor Cutrent on Load ..... 729
19.4.3 Dependence of the ZVS/ZCS Boundary on Load Resistance ..... 734
19.4.4 Another Example ..... 737
19.5 Exact Characteristics of the Series and Parallel Resonant Convetters ..... 740
19.5.I Series Resonant Converter ..... 740
19.5.2 Parallel Resonant Converter ..... 748
19.6 Summaty of Key Points ..... 752
Reterences ..... 752
Problems ..... 755
20 Soft Switching ..... 761
20.1 Soft-Switching Mechanisms of Semiconductor Devices ..... 762
20.1.1 Diode Switching ..... 763
20.1.2 MOSFET Switching ..... 765
20.1.3 IGBT Switching ..... 768
20.2 The Zero-Current-Switching Quasi-Resonant Switch Cell ..... 768
20.2.1 Waveforms of the Half-Wave ZCS Quasi-Resonant Switch Cell ..... 770
20.2.2 The Average Terminal Waveforms ..... 774
20.2.3 The Full-Wave ZCS Quasi-Resonant Switch Cell ..... 779
20.3 Resonant Swith Topologies ..... 781
20.3.1 The Zero-Voltage-Switching Quasi-Resonant Switch ..... 783
20.3.2 The Zero-Voltage-Switching Multi-Resonant Switch ..... 784
20.3.3 Quasi-Square-Wave Resonant Switches ..... 787
20.4 Soft Switching in PWM Converters ..... 790
20.4.1 The Zero-Voltage Transilion Full-Bridge Converter ..... 791
20.4.2 The Auxiliary Switch Approach ..... 794
20.4.3 Auxiliary Resonant Commutated Pole ..... 796
20.5 Summary of Key Points ..... 797
References ..... 798
Problems ..... 800
Appendices ..... 803
Appendix A RMS Values of Commonly-Ohserved Converter Waveforms ..... 805
A.] Some Common Waveforms ..... 805
A. 2 Gencral Piecewise Waveform ..... 809
Appendix B Simulation of Converters ..... 813
B. 1 Averaged Switch Models for Continuous Conduction Mode ..... 815
B.I.I Basic CCM Averaged Switch Model ..... 815
B.1.2 CCM Subcircuit Model that Includes Switch Conduction Losses ..... 816
B.1. 3 Example: SEPIC DC Conversion Ratio and Efficiency ..... 818
B.I. 4 Example: Transient Response of a Buck-Boost Converter ..... 819
B. 2 Combined CCM/DCM Averaged Switch Modet ..... 822
B.2.1 Example: SEPIC Frequency Responses ..... 825
B.2.2 Example: Joop Gain and Closed-Loop Responses of a Buck Voltage Regulator ..... 827
B.2.3 Example: DCM Boost Rectifier ..... 832
B. 3 Canent Programmed Control ..... 834
B.3.1 Current Programmed Mode Model for Simulation ..... 834
B.3.2 Example: Frequency Responses of a Buck Converter with Current Programmed Control ..... 837
References ..... 840
Appendix C Middlebrook's Extra Element Theorem ..... 843
C.I Basic Resulf ..... 843
C. 2 Derivalion ..... 846
C. 3 Discussion ..... 849
C. 4 Examples ..... 850
C.4.1 A Simple Transfer Function ..... 850
C.4.2 An Unmodeled Element ..... 855
C.4.3 Addition of an Input Filter to a Converter ..... 857
C.4.4 Dependence of Transistor Curtent on Load in a Resonant Inverter ..... 859
References ..... 861
Appendix D Magnetics Desigu Tables ..... 863
D. 1 Pot Core Data ..... 864
D. 2 EE Core Data ..... 865
D. 3 EC Core Data ..... 866
D. 4 ETD Core Data ..... 866
D. 5 PQ Core Data ..... 867
D. 6 American Wire Gauge Data ..... 868
References ..... 869
Index ..... 871

## Preface

The objective of the First Edition was to serve as a textbook for introductory power electronics courses where the fundamentals of power electionics are defined, nigorously presented, and treated in sufficient depth so that students acquire the knowledge and skills needed to design practical power electronic systems. The First Edition has indeed been adopted for nse in power electronics courses at a number of schools. An additional goal was to contribute as a reference book for engineers who practice power electronics design, and for students who want to develop their knowledge of the area beyond the level of introductory courses. In the Second Edition, the basic objectives and philosophy of the First Edition have not been changed. The modificalions include addition of a number of new topics aimed at better serving the expanded audience that includes students of introductory and more advanced courses, as well as practicing engineers looking for a reference book and a source for further professional development. Most of the chapters have been siguificantly revised and updated. Major additions include a new Chapter 10 on input filter design, a new Appendix B covering simulation of converlers, and a new Appendix C on Middehrook's Extra Element Theorem. In addition to the introduction of new topics, we have made major revisions of the material to improve the flow and clarity of explanations and to provide additional specific results, in chapters covering averaged switch modeling, dynamics of converters operating in discontinuous condection mode, current mode control, magnetics design, pulse-width modulated rectifiers, and resonant and soft-switching conventers.

A completely new Chapter 10 covering input filter design has been added to the second addition. The problem of how the input filter affects the dynamics of the converter, oflen in a manner that degrades stability and performance of the converter system, is explained using Middjebrook's Extra Element Theorem. This design-oriented approach is explained in detail in the new Appendix C. Simple conditions are derived to allow filter damping so that converter transfer functions are not changed. Complete results for optimum filter damping are presented. The chapter concludes with a discussion about the design of multiple-section filters, illustrated by a design example.

Computer simulation based on the averaged switch modeling approach is presented in Appendix B, including PSpice models for continuous and discontinuous conduction mode, and current-mode control. Extensive simulation examples include: finding the de conversion ratio and cffciency of a SEPIC, ploting the transient response of a buck-boost converter, comparing the control-to-output transter functions of a SEPIC operating in CCM and DCM, determining the loop gain, line-to-output transter function, and load transient response of a closed-loop buck voltage regulator, finding the input cunent
waveform and THD of a DCM boost rectifier, and comparing the transfer functions and output impedances of buck converters operating with curtent programmed control and with duty cycle control. The major purpose of Appendix B is to supplement the text discussions, and to enable the reader to effectively use averaged models and simulation tools in the design process. The role of simulation as a design verification tool is emphasized. In our experience of teaching introductory and more advanced power electronics courses, we have found that the use of simulation tools works best with students who have mastered basic concepts and design-oriented analytical techniques, so that they are able to make correct interpretations of simulation results and model limitations. This is why we do not emphasize simulation in introductory chapters. Nevertheless, Appendix B is organized so that simulation examples can be introduced together with coverage of the theoretical concepts of Chapters 3,7,9,10,11,12, and 18 .

Middebrook's Extra Element Theorem is presented in Appendix C, together with ©our tutorial examples. This valuable design-oriented analyical tool allows one to examine effects of adding an extra element to a lincar system, without solving the modified system all over again. The theorem has many practical applications in the design of electronic circuits, from solving circuits by inspection, to quickly finding effects of uimodeled parasitic elements. In particular, in the Second Edition, Middlebrook's Extra Element Theorem is applied to the input filter design of Chapter 10, and to resonant invertcr design in Chapter 19.

In Chapter 7, we have revised the section on circuit averaging and averaged switch modeling. The process of circuit averaging and deriving averaged switch models has been explained to allow readers not only to use the basic models, but also to construct averaged models for other applications of interest. Examples of extensions of the averaged switch modeling approach include modeling of switch conduction and switching losses. Related to the revision of Chapter 7, in Appendix B we have included new material on simulation of converlers based on the averaged switch modeling approach.

Chapter 8 contains a new substantial introduction that explains the engineering design process and the need for design-oriented analysis. The discussions of design-oriented methods for construction of frequency response have been revised and expanded. A new example has been added, involving approximate analysis of a damped input filter.

Chapter 11 on dynamics of DCM (discontinuous conduction mode) converters, and Chapter 12 on current-mode control, have been thoroughly revised and updated. Chapter 11 includes a simplified derivation of DCM averaged switch models, as well as an upxated discussion of high-frequency DCM dynamics. Chapter 12 includes a new, more straightforward explanation and discussion of current-mode dynamics, as well as new complete tesults for transfer functions and model parameters of all basic converters.

The chapters on magnetics design have been significantly revised and reorganized. Basic magnetics theory necessary for informed design of magnetic components in switching power converters is presented in Chapter 13. The description of the proximity effect has been completely revised, to explain this important but complex subject in a more intuitive mamner. The design of magnetic components based on the copper loss constraint is described in Chapter 14. A new slep-by-slep design procedure is given for muiliple-winding inductors, and practical design examples are included for the design of filter inductors, coupled inductors and flyback transformers. The design of magnetic components (ransformers and ac inductors) based on copper and core loss considerations is described in Chapter 15.

To improve their logical flow, the chapters covering pulse-width modulated rectifiers have been combined into a single Chapter 18, and have been completely reorganized. New sections on current controi based on the critical conduction mode, as well as on operation of the CCM boost and DCM tlyback as PWM rectifers, have been added.

Part $V$ consists of Chapter 19 on resonant converters and Chapter 20 on sofl-switching converters. The discussion of resonant inverter design, a topic of importance in the field of high-frequency electronic ballasts, has been expanded and explained in a more intuitive manner. A new resonant inverter
design example has also been added to Chapter 19. Chapter 20 contains an expanded tutorial explanation of switching loss mechanisms, new charts illustrating the characteristics of quasi-square-wave and multiresonant converters, and new up-to-date sections about soft-switching converters, including the zerovoltage transition full-bridge converter, the auxiliary switch approach, and the auxiliary resonant commutated pole approach for $\mathrm{dc}-\mathrm{dc}$ conveters and $\mathrm{dc}-\mathrm{ac}$ inverters.

The material of the Second Edition is organized so that chapters or sections of the book can be selected to offer an introductory one-semester course, but yet enough material is provided for a sequence of more advanced courses, or for individual protessional development. At the University of Colorado, we cover the material from the Second Edition in a sequence of three semester-long power electronics courses. The first course, intended for seniors and first-year graduate students, covers Chapters I to 6 , Sections 7.1, 7.2, 7.5, and 7.6 from Chapter 7, Chapters 8 and 9, and Chapters 13 to 15. A project-oriented power electronics design laboratory is offered in parallel with this course. This course serves as a prerequisite for two follow-up courses. The second course starts with Section 7.4, proceeds to Appendices B and C , Chapters 10,11 and 12 , and concludes with the material of Chapters 16 to 18 . In the third course we cover resonant and soft-switching techniques of Chapters 19 and 20.

The website for the Second Edition contains comprehensive supporting materials for the text, including solved problems and slides for instructors. Computer simulation files can be downloaded from this site, including a PSpice library of averaged switch models, and simulation examples.

This text has evolved from courses developed over seventeen years of teaching power electronics at the University of Colorado. These courses, in tum, were heavily influenced by our previous experiences as graduate students at the California Institute of Technology, under the direction of Profs. Slobodan Cuk and R. D. Middlebrook, to whom we are grateful. We appreciate the helpful suggestions of Proc. Artlur Witulski of the University of Arizona. We would also like to thank the many readers of the First Edition, students, and instructors who offered their comments and suggestions, or who pointed out errata. We have attempted to incorporate these suggestions wherever possible.

Robert W. Erickson
Dragan Maksimović Boulder, Colorado

## 1

## Introduction

### 1.1 INTRODUCTION TO POWER PROCESSING

The field of power electronics is concerned with the processing of electrical power using electronic devices [1-7]. The key element is the switching converter, illustrated in Fig. I.1. In general, a switching converter contains power input and control input ports, and a power output port. The raw inpul power is processed as specified by the control input, yielding the conditioned output power. One of several basic functions can be performed [2]. In a $d c$ - $d c$ converter, the de input volage is converted to a dc output voltage having a larger or smaller magnitude possibly with opposite polarity or with isolation of the imput and output ground references. In an ac-dc rectifier, an ac input voltage is rectified, producing a de output woltage. The do output voltage andfor ac input current waveform may be controlled. The inverse process, dc-ac inversion, involves transforming a dc input voltage into an ac output voltage of controllable magnitude and frequency. Ac-ac cyclocotversion involves converting an ac input voltage to a given ac oufput voltage of controllable magnitude and frequency.

Control is invariably required. It is nearly always desired to produce a well-regulated output

Fig. 1.1 The switching converter, a basic power processing block.


Fig. 1.2 A controller is generally required.

voltage, in the presence of variations in the input voltage and load current. As illustrated in Fig. 1.2, a controlier block is an integral part of any power processing system.

High efficiency is essential in any power processing application. The primary reason for this is usually not the desire to save money on one's electric bills, nor to conserve energy, in spite of the nobility of such pursuits. Rather, high efficiency converters are necessary because construction of low-efficiency converters, producing substantial output power, is impractical. The efficiency of a converter having output power $P_{\text {otrt }}$ and input power $P_{i r t}$ is

$$
\begin{equation*}
\eta=\frac{P_{o w r}}{P_{i+t}} \tag{1,1}
\end{equation*}
$$

The power lost in the converter is

$$
\begin{equation*}
P_{t a c s}=P_{t i n}-P_{s w t}=P_{r s e m}\left(\frac{1}{\eta}-1\right) \tag{1.2}
\end{equation*}
$$

Equation (1.2) is plotted in Fig. 1.3. In a converter that has an efficiency of $50 \%$, power $P_{\text {tasi }}$ is dissipated by the converter elements and this is equal to the output power. $P_{\text {our }}$. This power is converted into heat, which must be removed from the converter. If the output power is substantial, then so is the loss power. This leads to a large and expensive cooling system, it causes the electronic elements within the converter to operate at high temperature, and it reduces the system reliability. Indeed, at high oulput powers, it may be impossible to adequately cool the converter elements using current technology.

Increasing the efficiency is the key to obtaining higher output powers. For example, if the converter efficiency is $90 \%$, then the converter loss power is equal to only $11 \%$


Fig. 1.3 Converter power loss vs, efficiency.


Fig. 1.4 A goal of current converter technology is to construct converters of small size and weight, which process substantial power at high efficiency.
of the output power. Efficiency is a good measurc of the success of a given converter lechrology. Figure 1.4 illustrates a conventer that processes a large amount of power, with very high efficiency. Since very litle power is lost, the converter elements can be packaged with high density, leading to a converter of small size and weight, and of low temperature rise.

How can we build a circuit that changes the volage, yet dissipates negligible power? The various conventional circuit elements are illustrated in Fig. 1.5. The available circuil clements fail broadly into the classes of resistive elements, capacitive elements, magnetic devices including inductors and transformers, semiconductor devices operated in the linear mode (for example, as class $A$ or class $B$ amplifiers), and semiconductor devices operated in the switched mode (such as in logic devices where transistors operate in either saturation or curoff). In conventional signal processing applications, where efficiency is not the primary concern, magnetic devices are usually avoided wherever possible, because of their large size and the difficulty of incorporating them into integrated circuits. In contrast, capacitors and magnetic devices are important elements of switching converters, because ideally they do not consume power. It is the resistive element, as well as the linear-mode semiconductor device, that is avoided [2]. Switched-mode semiconductor devices are also employed. When a semiconductor device operates in the off state, its current is zero and hence its power dissipation is zero. When the semiconductor device operates in the on (saturaled) state, its voltage drop is small and hence its power dissipation is also smalli. In cither event, the power dissipated by the semiconductor device is low. So capacitive and inductive clements, as well as switched-mode semiconductor devices, are available for synthesis of high-efficiency converters.

Let us now consider how to construct the simple de-de converter example illustrated in Fig. 1.6. The input voltage $V_{g}$ is 100 V . It is desired to supply 50 V to an effective $5 \Omega$ load, such that the de toad corrent is 10 A .

Introductory circuits textbooks describe a low-efficiency method to perform the required function: the voltage divider circuit illustrated in Fig. 1.7(a). The de-de converter then consists simply of a


Fig. $\mathbf{1 . 5}$ Devices available to the circuit designer [2].


Fig. 1.6 A simple power processing example: construction of a $500 \mathrm{~W} d c$-dc converter.
(a)

(b)


Fig. 1.7 Changing the de voltage via dissipative means: (a) voltage divider, (b) series pass regulator.
variable resistor, whose value is adjusted such that the required output voltage is obtained. The load current flows through the variable resistor. For the specified vollage and current levels, the power $P_{\text {less }}$ dissipated in the variable resistor equals the load power $P_{\text {mu }}=500 \mathrm{~W}$. The source $V_{g}$ supplies power $P_{\text {in }}=1000 \mathrm{~W}$. Figure 1.7(b) illustrales a more practical implementation known as the linear series-pass regulator. The variable resistor of Fig. 1.7(a) is replaced by a linear-mode power transistor, whose base current is controlled by a feedback system such that the desired oulput vollage is obtained. The power dissipated by the linear-mode transistor of Fig. 1.7(b) is approximately the same as the 500 W lost by the variable resistor in Fig. 1.7(a). Series-pass linear regulators generally find modern application only at low power levels of a few watts.

Figure 1.8 illustrates another approach. A single-pole double-throw (SPDT) switch is comected as shown. The swith output voltage $v_{s}(t)$ is equal to the converter input voltage $V_{g}$ when the switch is in position $I$, and is equal to zero when the switch is in position 2 . The switch position is varied periodically, as illustrated in Fig. 1.9, such that $v_{s}(t)$ is a rectangular waveform baving frequency $f_{s}$ and period $T_{s}=1 / f_{s}$. The duty cycle $D$ is defined as the fraction of time in which the switch occupies position 1 . Hence, $0 \leq D \leq 1$. In practice, the SPDT switch is realized using switched-mode semiconductor devices.


Fig. 1.8 Insertion of SPDT switeh which changes the de component of the voltage.


Fig. 1.9 Switch output voltage waveform $v_{s}(t)$.
which are controlled such that the SPDT switching function is attained.
The switch changes the de component of the voltage. Recall from Fourier analysis that the dc component of a periodic waveform is equal to its average value. Hence, the de component of $v_{s}(t)$ is

$$
\begin{equation*}
V_{s}=\frac{1}{T_{s}} \int_{0}^{T_{s}} v_{s}(t) d t=D V_{8} \tag{1.3}
\end{equation*}
$$

Thus, the switch changes the de voltage, by a factor equal to the duty cycle $D$. To converl the input voltage $V_{g}=100 \mathrm{~V}$ into the desired output voltage of $V=50 \mathrm{~V}$, a duty cycle of $D=0.5$ is required.

Again, the power dissipated by the switch is ideally zero. When the switch contacts are closed, then their voltage is zero and hence the power dissipation is zero. When the switch contacts are open, then the curtent is zero and again the power dissipation is zero. So we have succeeded in changing the do voltage component, using a device that is ideally lossless.

In addition to the desired de component $V_{3}$, the switch output voltage waveform $v_{y}(f)$ also contains undesirable harmonics of the switching frequency. In most applications, these harmonics must be removed, such that the ontput volage $v(t)$ is essentially equal to the de component $V=V_{s}$. A low-pass filter can be employed tor this purpose. Figure 1.10 illustrates the introduction of a single-section $L-C$ lowpass îlter. lf the filter comer freçuency $f_{0}$ is sufficiently less than the switching frequency $f_{3}$, then the filter essentially passes oniy the de component of $v_{s}(f)$. To the extent that the switch, inductor, and capacitor elements are ideal, the efficiency of this dc-de converter can approach $100 \%$.

In Fig. 1.II, a control system is introduced for regulation of the output voltage. Since the output voltage is a function of the switch duty cycle, a control system can be constructed that varies the duty cycle to cause the output voltage to follow a given refercice. Figure I. II also illustrates a typical way in which the SPDT switch is realized using switched-mode semiconductor devices. The converter power stage developed in Figs. 1.8 to 1.11 is called the back converter, because it redices the de voltage.

Converters can be constructed that perform other power processing functions. For example, Fig.


Fig. 1.10 Addition of $L-C$ low-pass filter, for removal of switching harmonics.


Fig. 1.11 Addition of control system to regulate the output voltage.
(a)

Fig. 1.12 The boost converter: (a) ideal converter circuit, (b) output voltage $V$ vs. transistor duty cycle $D$.

(b)

(a)

(b)


Fig. 1.13 A bridge-type dc-1 pac inverter: (a) ideal inverter circuit, (b) typical pulse-width-modulated switch voltage waveform $\nu_{s}(t)$, and its low-frequency component.
1.12 illustrates a circuit known as the boost converter, in which the positions of the inductor and SPDT switch are interchanged. This converter is capable of producing output voltages that are greater in magnilude than the input woltage. In gencral, any given input voltage can be converted into any desired output voltage, using a converter containing switching devices embedded within a nctwork of reactive elements.

Figure 1.13 (a) illustrates a simple dc-1øac inverter circuit. As illustrated in Fig. 1.13(b), the switch duty cycle is modulated sinusoidally. This causes the switch output voltage $v_{s}(t)$ to contain a lowfrequency simusoidal component. The $l-C$ filter cutoff frequency $f_{0}$ is selected to pass the desired lowfrequency components of $v_{y}(t)$, but to attenuate the high-frequency switching harmonics. The controller modulates the duty cycle such that the desired output frequency and voltage magnitude are obtained.

### 1.2 SEVERAL APPLICATIONS OF POWER ELECTRONICS

The power levels encountered in high-efficiency switching converters range from (1) less than one watt, in dc-dc converters within battery-operated portable equipment, to (2) tens, hundreds, or thousands of watts in power supplies for computers and office equipment, to (3) kilowatts to Megawatts, in variablespeed motor drives, to (4) roughly 1000 Megawatts in the rectifiers and inverters that interface de transmission lines to the ae utility power system. The converter systems of several applications are illustrated in this section.

A power supply system for a laptop computer is illustrated in Fig. 1.14. A lithium battery powers the system, and several de-de converters change the battery voltage into the voltages required by the loads. A buck converter produces the low-voltage de required by the microprocessor. A boost converter increases the battery voltage to the level needed by the disk drive. An inverter produces high-voltage high-frequency ac to drive lamps that light the display. A charger with transformer isolation convents the ac line woltage into do to charge the battery. The converter switching frequencies are typically in the vicinity of several hundred kilohertz; this leads to substantial reductions in the size and weight of the reactive clements. Power management is used, to control sleep modes in which power consumption is reduced and battery life is extended. It a distributed power system, an intermediate dc voltage appears at the computer backplane. Each printed circuit card contains high-density do-de converters that produce


Fig. 1.14 A laptop computer power supply system.
locally-regulated low voltages. Commercial applications of power electronics include off-line power systems for compulers, office and laboratory equipment, unintenuplable ac power supplies, and electronic bailasts for gas discharge lighting.

Figure 1.15 illustrates a power system of an earth-orbiting spacecraft. A solat array produces the main power bus voltage $V_{\text {bus }}$. . . DC converters convert $V_{b \text { mss }}$ to the regulated voltages required by the spacecraft payloads. Battery charge/discharge controllers interface the main power bus to bateries; these controllers may also contain dc-de converters. Aerospace applications of power electronics include the power systems of aircraft, spacecraft, and other aerospace vehicles.

Figure 1.16 illustrates an clectric vehicle power and drive system. Batteries are charged by a converter that draws high power-factor sinusoidal current from a single-phase or three-phase ac line. The batteries supply power to variable-speed ac motors to propel the vehicle. The speeds of the ac motors are controiled by variation of the electrical inpul frequency. Inverters produce three-phase ac output voltages of variable frequency and variable magnitude, to control the speed of the ac motors and the vehicle. A dc-de converter steps down the battery voltage to the lower dc levels required by the electronics of the system. Applications of motor drives include speed control of industrial processes, such as control of compressors, fans, and pumps; transportation applications such as electric vehicles, subways, and locomotives; and motion control applications in areas such as computer peripherals and industrial robots.

Power electronics also finds application in other diverse industries, including de power supplies,



Fig. 1.16 An electric vehicle power and drive system.
uninterruptable power supplies, and battery chatgers for the telecommunications industry; inverter systens for renewable energy generation applications such as wind and photovoltaic power; and utility power systems applications including high-voltage de transmission and static VAR (reactive volt-ampere) compensators.

### 1.3 ELEMENTS OF POWER ELECTRONICS

One of the things that makes the power electronics field interesting is its incorporation of concepts from a diverse set of fieids, including:

- analog circuits
- electronic devices
- control systems
- power systems
- magnetics
- electric machines
- numerical simulation

Thus, the practice of power electronics requires a broad electrical engincering background. In addition, there are fundamental concepts that are unique to the power electronics field, and that require specialized study.

The presence of high-frequency switching makes the understanding of switched-mode converters not straightforward. Hence, converter modeling is central to the study of power electronics. As introduced in Eq . (1.3), the dc component of a periodic waveform is equal to is average value. This ideal can
be generalized, to predict the de components of all conventer waveforms via averaging. In Part 1 of this book, averaged equivalent circuit models of converters operating in steady state are derived. These models not only predict the basic ideal behavior of switched-mode converters, but also model efficiency and losses. Realization of the switching elements, using power semiconductor devices, is also discussed.

Design of the converter control system requires models of the converter dynamics. In Part II of this book, the averaging technique is extended, to describe low-frequency vartations in the converter waveforms. Small-signal equivalent circuit models are developed, which predict the control-to-output and line-to-transfer functions, as well as other ac quantities of interest. These models are then employed to design converter control systems and to lend an understanding of the well-known cumtent-programmed control technique.

The magnetic elements are key components of any switching converter. The design of highpower high-frequency magnetic devices baving high efficiency and small size and weight is central to most converter technologies. High-frequency power magnetics design is discussed in Part III.

Pollution of the ac power system by rectifier harmonics is a growing problem. As a result, many converter systems now incorporate low-harmonic rectifiers, which draw sinusoidal currents from the utiiity system. These modern rectifiers are considerably more sophisticated than the conventional diode bridge: they may contain high-frequency switched-mode converters, with control systems that regulate the ac line curtent waveform. Modern rectifier technology is treated in Part IV.

Resonant converters employ quasi-sinusoidal waveforms, as opposed to the rectangular waveforms of the buck conventer illustrated in Fig. 1.9. These resonant converters find application where highfrequency inverters and convertcrs are needed. Resonant converlers are modeled in Part V . Their loss mechanisms, including the processes of zero-voltage switching and zcro-current switching, are discussed.

## References

[1] W. E. NEWELL, "Power Electronics-Emerging from Limbo,"IEEE Power Etectronics Specialiats Couference, 1973 Record, pp. 6-12.
[2] R. D. Mionlebrook, "Power Electronics: An Emerging Discipline," IEEE International Sympositm on Circuits and Sysiems, 1981 Proceedings, April 1981.
[3] R. D. MipoLebrook, "Power Electronics: Topologies, Modeling, and Measurement," IEEE Intemational Symposium on Circuits and Systems, 1981 Proceedings, April 1981.
[4] S. Cuk, "Basics of Switched-Mode Power Conversion: Topologies, Magnetics, and Control," in Advances in Switched-Mode Power Conversion, wol. 2, pp. 279--310, Irvine: Teslaco, 1981.
[5] N. Mortan, "Power Electronics Circuits: At Overview," IEEE IECON, 1988 Procedings, pp. 522-527.
[6] B. K. Bose, "Power Electronics-A Technology Revjew," Proceedings of the IEEE, vol, 80, no. 8, August 1992, pp. 1303-1334.
[7] M. Nishimaka, "Power Electronics Diversity," International Power Electronics Conference (Tokyo), 1990 Proceedings, pp. 21-28.

## Part I

## Converters in Equilibrium

## 2

## Principles of Steady-State Converter Analysis

### 2.1 INTRODUCTION

In the previous chapler, the buck converter was introduced as a means of reducing the de voltage, using only nondissipative switches, inductors, and capacitors. The switch produces a rectanguiar waveform $v_{s}(t)$ as illustrated in Fig. 2.1. The woltage $v_{s}(t)$ is equal to the de imput voltage $V_{g}$ when the switch is it position 1 , and is equal to zero when the switch is in position 2. In practice, the switch is realized using
(a)


Fig. 2.1 Ideal switeh, (a), used to reduce the voltage de component, and (b) its output voltage waveform $v_{s}(t)$.

Fig. 2.2 Determination of the switch oupput woltage dc component, by integrating and dividing by the switching period.

power semiconductor devices, such as transistors and diodes, which are controlled to turn on and off as required to perform the function of the ideal switch. The switching frequency $f_{s^{*}}$ equal to the inverse of the switching period $T_{,}$, generally lies in the range of 1 kHz to 1 MHz , depending on the switching speed of the semiconductor devices. The duty ratio $D$ is the fraction of time that the switch spends in position 1 , and is a number between zero and one. The complement of the duty ralio, $D^{\prime}$, is defined as ( $1-D$ ).

The switch reduces the de component of the voltage: the switch output voltage $v_{s}(t)$ has a de component that is less than the converter do input voltage $V_{g}$. From Fouricr analysis, we know that the do component of $v_{s}(t)$ is given by its average value $\left\langle v_{s}\right\rangle$, or

$$
\begin{equation*}
\left\langle v_{s}\right\rangle=\frac{1}{T_{s}} \int_{0}^{T_{s}} v_{s}(t) d t \tag{2.1}
\end{equation*}
$$

As illustrated in Fig. 2.2, the integral is given by the area under the curve, or $D T_{s} V_{3}$. The average value is therefore

$$
\begin{equation*}
\left\langle v_{v}\right\rangle=\frac{1}{T_{s}}\left(D T_{s} V_{v}\right\}=D V_{k} \tag{22}
\end{equation*}
$$

So the average value, or dc component, of $v_{s}(t)$ is equal to the duty cycle times the de input voltage $V_{g}$. The switch reduces the de voltage by a factor of $D$.

What remains is to insert a low-pass filter as shown in Fig. 2.3. The filter is designed to pass the de component of $v_{y}(t)$, but to reject the components of $v_{y}(f)$ at the switching frequency and its hamonics. The output voltage $v(t)$ is then essentially equal to the do component of $v_{s}(t)$ :

$$
\begin{equation*}
v=\left\langle v_{i}\right\rangle=D V_{g} \tag{2.3}
\end{equation*}
$$

The converter of Fig. 2.3 has been rcalized using lossless clements. To the extent that they are ideal, the inductor, capacitor, and switch do not dissipate power. For example, when the switch is closed, its voltage drop is zero, and the current is zero when the switch is open. In either case, the power dissipated by the switch is zero. Hence, efficiencies approaching $100 \%$ can be obtained. So to the extent that the components are ideal, we can realize our objective of changing de voltage levels using a lossless network.


Fig. 2.3 Insertion of low-pass filter, to remove the swituing harmonics and pass only the de component of $v_{s}(t)$ to the output.

Fig. 2.4 Buck converter de output voltage $V$ vs. duty cycle $D$.


The network of Fig. 2.3 also allows control of the output. Figure 2.4 is the control characteristic of the converter. The output voltage, given by Eq. $(2,3)$, is plotted vs. duty cycle. The buck converter has a linear control characteristic. Also, the output voltage is less than or equal to the input voltage, since $0 \leq D \leq 1$. Feedback systems are often constructed that adjust the duty cycle $D$ to regulate the converter output voltage. Inverters or power amplifiers can also be built, in which the duty cycle varies slowly with time and the output voltage follows.

The buck converter is just one of many possible switching converters. Two other commonly used converters, which perform different voltage conversion functions, are illustrated in Fig. 2.5. In the boost converter, the positions of the inductor and switch are reversed. It is shown later in this chapter that the boost converter steps the voltage up: $V \geq V_{r}$. Another converter, the buck-boost converter, car either inctease or decrease the magnitude of the voltage, but the polarity is inverted. So with a positive input voltage, the ideal buck-boost converter can produce a negative output voltage of any magnitude. It may at first be suprising that do output voltages can be produced that are greater in magnitude than the input, or that have opposite polarity. But it is indeed possible to produce any desired de output voltage using a passive network of only inductors, capacitors, and embedded switches.

In the above discussion, it was possible to derive an expression for the output voltage of the buck converter, Eq. (2.3), using some simple agguments based on Fourier analysis. However, it may not be immediately obvious how to directly apply these arguments to find the dic output voltage of the boost, buck-boost, or other converters. The objective of this chapter is the development of a more general mothod for analyzing any switching converter comprised of a network of inductors, capacitors, and switches [1-8].

The principles of inductor volf-second balance and capacitor charge balance are derived; these can be uscd to solve for the inductor currents and capacitor woltages of switching converters. A useful approximation, the small-ripple or linear-ripple approximotion, greatly facilitates the analysis. Some simple methods for selecting the filter clement values are also discussed.

### 2.2 INDUCTOR VOLT-SECOND BALANCE, CAPACITOR CHARGE BALANCE, AND THE SMALL-RIPPLE APPROXIMATION

Let us more closely examine the inductor and capacitor waveforms in the buck converter of Fig. 2.6. It is impossible to build a perfect low-pass filter that allows the de component to pass but completely removes the components at the swithing frequency and its harmonics. So the low-pass filter must allow at least some small amount of the high-frequency hamonies generated by the switch to reach the output. Hence, in practice the output voltage wavcform $v(t)$ appears as illustrated in Fig. 2.7, and can be expressed as

$$
\begin{equation*}
v(t)=v+v_{\text {rippt }}(t) \tag{2.4}
\end{equation*}
$$

So the actual oulpul voltage $V(t)$ consists of the desired de component $V$, plus a small undesired ac com-
(a)






Fig. 2.5 Three basic converters and their de conversion ratios $M(D)=W / V_{g}$ : (a) buck, (b) boost. (c) buck-boost.

Fig. 2.6 Buck converter cir* cuit, with the inductor vollage $v_{t}(t)$ and capacitor carrent $i_{d}(t)$ wavelorms specilically identified.

ponent $v_{\text {rpose }}(t)$ arising from the incomplete atienuation of the switching harmonics by the low-pass filter. The magnitude of $v_{\text {ripure }}$ ( $)$ has been exaggerated in Fig. 2.7.

The output voltage switching ripple should be small in any well-designed converter, since the object is to produce a de output. For example, in a computer power supply having a 3.3 V ouput, the switching ripple is nomally required to be less than a few tens of millivolts, or less than $1 \%$ of the de component $V$ So it is mearly always a good approximation to assume that the magnitude of the switching

Fig. 2.7 Output voltage wavetorm $v(t)$, consisting of de component $V$ and switching ripple $v_{\text {rippop }}(t)$.

ripple is much smaller than the do component:

$$
\begin{equation*}
\left\|v_{\text {ripple }}\right\| \leqslant V \tag{2.5}
\end{equation*}
$$

Therefore, the output voltage $v(t)$ is well approximated by its de component $V$, with the small ripple tem $v_{\text {ripus }}(f)$ neglected:

$$
\begin{equation*}
v(t)=V \tag{2.6}
\end{equation*}
$$

This approximation, known as the small-ripple approximation, or the linear-ripple approximation, greatly simplifies the analysis of the converter waveforms and is used throughout this book.

Next let us analyze the inductor current waveform. We can find the inductor current by integrating the inductor voltage waveform. With the switch in position 1 , the left side of the inductor is connected to the input voltage $V_{g}$, and the circuit reduces to Fig. 2.8(a). The inductor voltage $v_{L}(t)$ is then given by

$$
\begin{equation*}
v_{l}=V_{g}-v(t) \tag{27}
\end{equation*}
$$

As described above, the output voltage $v(t)$ consists of the de component $V$, plus a small ac ripple term $v_{\text {rippis }}(t)$. We can make the small ripple approximation here, Eq. $(2.6)$, to replace $v(t)$ with its de component $V$ :

$$
\begin{equation*}
v_{L}=V_{g}-V \tag{2.8}
\end{equation*}
$$

So with the switch in position 1 , the inductor voltage is essentially constant and equal to $V, V$ as shown in Fig. 2.9. By knowledge of the inductor voltage waveform, the inductor current can be found by use of the definition

$$
\begin{equation*}
v_{L}(t)=L \frac{d i_{L}(t)}{d t} \tag{2.9}
\end{equation*}
$$



Fig. 2.8 Buck converter circuit: (a) while the switch is in position 1 , (b) while the switch is in position 2.

Fig. 2.9 Steady-state inductor volage wavelorm. buck converter.


Thus, during the first interval, when $v_{L}(t)$ is approximately $\left(V_{g}-V\right)$, the slope of the inductor curtent waveform is

$$
\begin{equation*}
\frac{d H_{L}(f)}{d t}=\frac{v_{t}(f)}{L}=\frac{V_{\mathrm{F}}-V}{L} \tag{2.10}
\end{equation*}
$$

which follows by dividing Eq. (2.9) by $L$, and substituting Eq. (2.8). Since the inductor voltage $v_{L}(1)$ is essentially constant while the switch is in position 1 , the inductor current slope is also essentially constant and the inductor current increases linearly.

Similar arguments apply during the second subinterval, when the switch is in position 2. The left side of the inductor is then contected to ground, leading to the circuit of Fig. 2.8(b). It is important to consistently define the polarities of the inductor current and woltage; in particular, the polarity of $v_{L}(t)$ is defined consistently in Figs. 2.7,2.8(a), and 2.8(b). So the inductor voltage during the second subinterval is given by

$$
\begin{equation*}
v_{L}(t)=-v(t) \tag{2.11}
\end{equation*}
$$

Use of the small ripple approximation, Eq. (2.6), leads to

$$
\begin{equation*}
v_{L}(t)=-v \tag{2.12}
\end{equation*}
$$

So the iaductor volage is also essentially constant while the switch is in position 2 , as illustrated in Fig. 2.9. Substitution of Eq. (2.12) into Eq. (2.9) and solution for the slope of the inductor current yields

$$
\begin{equation*}
\frac{d i_{L}(t)}{d t}=-\frac{V}{L} \tag{2.13}
\end{equation*}
$$

Hence, during the second subinterval the inductor cument changes with a negative and essentially constant slope.

We can now sketch the inductor current waveform (Fig. 2.10). The inductor current begins at some initial value $i_{c}(0)$. During the first subinterval, with the switch in position 1 , the inductor cunent increases with the slope given in Eq. (2.10). At time $t=D T_{s}$, the switch changes to position 2, The current then decreases with the constant slope given by Eq. (2.13). At time $r=T_{s}$, the switch changes back to

Fig. 2.10 Steady-state inductor curent wavelorm, buck converter.

position 1, and the process repeats.
It is of interest to calculate the inductor current ripple $\Delta i_{V}$. As illustrated in Fig. 2.10, the peak inductor current is equal to the do component $I$ plus the peak-to-average fipple $\Delta i_{L}$. This peak current flows through not only the inductor, but also throagh the semiconductor devices that comprise the switch. Knowledge of the peak current is necessary when specilying the ratings of these devices.

Since we know the slope of the inductor current during the first subinterval, and we also know the length of the first subinterval, we can calculate the ripple magnitude. The $i_{L}(t)$ waveform is symmetrical about $l$, and hence during the first subinterval the curtent increases by $2 \Delta i_{L}$ (since $\Delta i_{L}$ is the peak ripple, the peak-to-peak ripple is $2 \Delta i_{L}$ ). So the change in current, $2 \Delta i_{L}$, is equal to the slope (the applied inductor voltage divided by $L$ ) times the length of the first subinterval (DT):

$$
\begin{align*}
\text { (change in } \left.i_{L}\right) & =\text { (slope)(length of subinterval) } \\
\left(2 \Delta i_{s}\right) & =\left(\frac{V_{k}-V}{L}\right)\left(D T_{s}\right) \tag{2.14}
\end{align*}
$$

Solution for $\Delta i$, yields

$$
\begin{equation*}
\Delta_{L}=\frac{V_{\mathrm{g}}-V}{2 L} D r_{\mathrm{s}} \tag{2.15}
\end{equation*}
$$

Typical values of $\Delta i_{L}$ lie in the range of $10 \%$ to $20 \%$ of the full-load value of the de component $J$. It is undesirable to allow $\Delta i_{L}$ to become too large, doing so would increase the peak currents of the inductor and of the semiconductor switching devices, and would increase their size and cost. So by design the inductor current ripple is also usually small compared to the de componcnt $I$. The small-ripple approximation $i_{i}(t)=I$ is usually justified for the inductor current.

The inductor value can be chosen such that a desired current ripple $\Delta i_{\perp}$ is attained. Solution of Eq. (2.15) for the inductance $L$ yields

$$
\begin{equation*}
L=\frac{V_{2}-V}{2 \Delta i_{L}} D T_{3} \tag{2.16}
\end{equation*}
$$

This equation is commonly used to select the value of inductance in the buck converter.
It is entirely possible to solve converters exactly, without use of the small-ripple approximation. For example, one could use the Lapiace transforn to write expressions for the waveforms of the circuits of Figs. 2.8(a) and 2.8(b). One could then invert the transforms, match boundary conditions, and find the periodic steady-state solution of the circuil. Having done so, one could then find the de components of the waveforms and the peak values. But this is a great deal of work, and the results are nearly always intractable. Besides, the extra work involved in writing equations that exactly describe the ripple is a waste of time, since the ripple is small and is undesired. The small-ripple approximation is easy to apply, and quickly yields simple expressions for the de components of the converter waveforms.

The inductor current waveform of Fig. 2.10 is drawn under steady-state conditions, with the converter operating in equilibrium. Let's consider next what happens to ihe inductor current when the converter is first turned on. Suppose that the inductor current and output voltage are initially zero, and an imput voltage $V_{g}$ is then applied. As shown in Fig. 2.11, $i_{l}(0)$ is zero. During the first subinterval, with the switch in position $I$, we know that the inductor cuncnt will increase, with a slope of $\left(V_{2}-v / / L\right.$ and with $v$ initially zero. Next, with the switch in position 2 , the inductor current will change with a slope of $-v / 2$; since $v$ is initially zero, this slope is essentially zero. It can be seen that there is a net increase in inductor current over the first switching period, because $i_{L}\left(T_{S}\right)$ is greater than $i_{L}(0)$. Since the inductor current


Fig. 2.11 Inductor current wavelorm during converter turn-ont transient.
flows to the ouput, the output capacitor will charge slightly, and $v$ will increase slightly. The process repeats during the second and succeeding switching periods, with the inductor current increasing during each subinterval 1 and decreasing during each subinterval 2 .

As the output capacitor continues to charge and $v$ increases, the slope during subinterval I decreases while the slope during subinterval 2 becomes more negative. Eventually, the point is reached where the increase in inductor current during subinterval 1 is equal to the decrease in inductor curtent during subinterval 2 . There is then no net change in inductor current over a complete switching period, and the converter operates in sleady state. The converter waveforms are periodic: $i_{L}\left(n T_{s}\right)=i_{L}\left((n+1) T_{s}\right)$. From this point on, the inductor current waveform appears as in Fig. 2.10.

The requirement that, in equilibrium, the net change in inductor current over one switching period be zero leads us to a way to find steady-state conditions in any switching converter: the principle of inductor volt-second balance. Given the defining relation of an inducter:

$$
\begin{equation*}
v_{L}(t)=L \frac{d i_{L}(f)}{d t} \tag{2.17}
\end{equation*}
$$

Integration over one complete switching period, say from $t=0$ to $T_{s}$, yields

$$
\begin{equation*}
i_{L}\left(T_{y}\right)-i_{L}(0)=\frac{1}{L} \int_{0}^{T_{t}} v_{l}(t) d t \tag{2.18}
\end{equation*}
$$

This equation states that the net change in inductor current over one switching period, given by the lefthand side of Eq ( 2.18 ), is proportional to the integral of the applied inductor voltage over the interval. In steady state, the initial and final values of the inductor current are cqual, and hence the left-hand side of Eq. (2.18) is zero. Therefore, in steady state the integral of the applied inductor voltage must be zero:

$$
\begin{equation*}
0=\int_{0}^{T_{s}} v_{L}(t) d t \tag{2.19}
\end{equation*}
$$

The right-hand side of Eq. (2.19) has the units of volt-seconds or flux-linkages. Equation (2.19) states that the total arca, or net volt-seconds, under the $v_{L}(t)$ waveform mast be zero.

All equivalent form is obtained by dividing both sides of Eq. (2.19) by the switching period $T_{s}$ :

$$
\begin{equation*}
0=\frac{1}{T_{s}} \int_{0}^{T_{s}} v_{L}(t) d t=\left\langle v_{L}\right\rangle \tag{2.20}
\end{equation*}
$$

The right-hand side of Eq. (2.20) is recognized as the average value, or dc component, of $v_{l}(t)$. Equation

Fig. 2.12 The principle of inductor volt-second balance: in steady state, the net volt-seconds applied to an inductor (i.e., the total area $\lambda$ ) must be zero.

(2.20) states that, in equilibrium, the applied inductor woltage must have zero de component.

The inductor voltage waveform of Fig. 2.9 is reproduced in Fig. 2.12, with the area under the $v_{p}(t)$ curve specifically identified. The total area $\lambda$ is given by the areas of the two rectangles, or

$$
\begin{equation*}
\lambda=\int_{0}^{T_{s}} v_{L}(t) d t=\left(V_{5}-V\right)\left[D T_{s}\right]+(-V)\left(D T_{s}\right) \tag{2.21}
\end{equation*}
$$

The average value is therefore

$$
\begin{equation*}
\left\langle v_{l}\right\rangle=\frac{\lambda}{T_{s}}=D\left(v_{\mathrm{s}}-v\right)+D(-v) \tag{2.22}
\end{equation*}
$$

By equating ( $v_{\nu}$ ) to zero, and noting that $D+D^{\prime}=1$, one obtains

$$
\begin{equation*}
0=D V_{\underline{y}}-\left(D+D^{\prime}\right) V=D V_{\mathrm{r}}-V \tag{2.23}
\end{equation*}
$$

Solution for $V$ yields

$$
\begin{equation*}
V=D V_{k} \tag{2.24}
\end{equation*}
$$

which coincides with the result obtained previously, Eq. (2.3). So the principle of inductor volt-second balance allows us to derive an expression for the de component of the converter output voltage. An advantage of this approach is its generality--it can be applied to any converter. One simply sketches the applied inductor voltage waveform, and equates the average value to zero. This method is used later in this chapter, to solve several more complicated converters.

Similar arguments can be applied to capacitors. The defining equation of a capacitor is

$$
\begin{equation*}
\dot{I}_{C}(t)=C \frac{d v_{C}(t)}{d t} \tag{2.25}
\end{equation*}
$$

Integration of this equation ower one switching period yields

$$
\begin{equation*}
v_{c}\left(T_{s}\right)-v_{c}(0)=\frac{1}{C} \int_{0}^{T_{s}} i_{c}(t) d t \tag{2.26}
\end{equation*}
$$

In steady state, the net change over one switching period of the capacitor voltage must be zero, so that the left-hand side of Eq. (2.26) is equal to zero. Therefore, in equilibrium the integral of the capacitor current over one switching period (having the dimensions of amp-seconds, or charge) should be zero. There is no net change in capacitor charge in steady state. At equivalent statement is

$$
\begin{equation*}
0=\frac{1}{T_{s}} \int_{0}^{T_{n}} i_{C}(i) d t=\left\langle i_{C}\right\rangle \tag{2.27}
\end{equation*}
$$

The average value, or de component, of the capacitor current must be zero in equilibrium.
This should be an intuitive result. If a dc cument is applied to a capacitor, then the capacitor will charge continually and its voltage will increase withour bound. Likewise, if a de voltage is applied to an inductor, then the flux will increase continually and the inductor current will increase without bound. Equation (2.27), called the principle of capacitor ant-second balance or capacitor charge balance, can be used to find the steady-state currents in a switching converter.

### 2.3 BOOST CONVERTER EXAMPLE

The boost converter, Fig. 2.13(a), is another well-known swithed-mode converter that is capable of producing a de output voltage greater in magnitude than the de input voltage. A practical realization of the switch, using a MOSFET and diode, is shown in Fig. 2.13(b). Let us apply the snall-ripple approximation and the principles of inductor volt-second balance and capacitor charge balance to find the steadystate output woltage and inductor current for this converter.

With the switch in position l, the right-hand side of the inductor is connected to ground, resulting in the network of Fig. 2.14(a). The inductor voltage and capacitor current for this subinterval are given by

$$
\begin{align*}
& v_{I}=v_{y}  \tag{2.28}\\
& i_{C}=-\frac{v}{R}
\end{align*}
$$

Use of the linear ripple approximation, $v=V$, leads to


Fig. 2.13 Boost converter: (a) with ideal switch, (b) practical realization using MOSFET and diode.


Fig. 2.14 Boost converter circuit, (a) while the switch is in position I, (b) white the switch is in position 2.

$$
\begin{align*}
& v_{t}=V_{z}  \tag{0.29}\\
& i_{C}=-\frac{V}{R}
\end{align*}
$$

With the switch in position 2, the fnductor is connected to the output, leading to the circuit of Fig. $2.14(\mathrm{~b})$. The inductor voltage and capacitor current are then

$$
\begin{align*}
& v_{L}=V_{s}-v  \tag{2.30}\\
& i_{C}=i_{L}-\frac{v}{R}
\end{align*}
$$

Use of the small-ripple approximation, $v=V$ and $i_{L}=I$, leads to

$$
\begin{align*}
& v_{L}=V_{y}-V  \tag{2.31}\\
& i_{C}=1-\frac{V}{R}
\end{align*}
$$

Equations (2.29) and (2.31) are used to sketch the inductor voltage and capacitor current waveforms of Fig. 2.15.

Fig. 2.15 Boost converter volage and current waveforms.
(a)
a)

(b)


Fig. 2.16 De conversion ratio $M(D)$ of the boost converter.


It can be inferred from the inductor voltage waveform of Fig. $2.15($ a) that the dc output voltage $V$ is greater than the input voltage $V_{g}$. During the first subinterval, $v_{L}(t)$ is equal to the dc input woltage $V_{g}$, and positive volt-seconds are applied to the inductor. Since, in steady-state, the total volt-seconds applied over one switching period must be zero, negative volt-seconds must be applied during the second subinterval. Therefore, the inductor voluage during the second subinterval, $\left(V_{g}-V\right)$, must be negative. Hence, $V$ is greater than $V_{g}$.

The total volt-seconds applied to the inductor over one switching period are:

$$
\begin{equation*}
\int_{0}^{T_{s}} v_{L}(r) d t=\left(V_{s}\right) D T_{s}+\left(V_{s}-V\right) D T_{s} \tag{2.32}
\end{equation*}
$$

By equating this expression to zero and collecting terms, one obtains

$$
\begin{equation*}
V_{s}\left(D+D^{\prime}\right)-V D^{\prime}=0 \tag{2.33}
\end{equation*}
$$

Solution for $V$, and by noting that $\left(D+D^{\prime}\right)=1$, yields the expression for the output voltage,

$$
\begin{equation*}
V=\frac{V_{s}}{D^{\prime}} \tag{2.34}
\end{equation*}
$$

The voltage conversion ratio $M(D)$ is the ratio of the output to the input volage of a do-dc converter. Equation (2.34) predicts that the voltage conversion ratio is given by

$$
\begin{equation*}
M(D)=\frac{V}{V_{g}}=\frac{1}{D^{\prime}}=-\frac{1}{1-D} \tag{2.35}
\end{equation*}
$$

This equation is plotted in Fig. 2.16. At $D=0, V=V$. The output voltage increases as $D$ increases, and in the ideal case tends to infinity as $D$ tends to 1 . So the ideal boost converter is capable of producing any output woltage greater than the input voltage. Therc are, of course, limits to the output voltage that can be produced by a practical boost converter. In the next chapter, component nonidealities are modeled, and it is found that the maximum output voltage of a practical boost converter is indeed limiled. Nonetheless, very large ontput voltages can be produced if the nonidealities are sufficienuly small.

The de component of the inductor cument is derived by use of the principle of capacitor charge balance. During the first subinterval, the capacitor supplies the load cument, and the capacitor is partialiy discharged. During the second subinterval, the inductor curtent supplies the load and, additionally, recharges the copacitor. The net change in capacitor charge over one switching period is found by integrating the $i_{c}(t)$ waveform of Fig. 2.15(b),

Fig. 2.17 Vatiation of inductor current de component I with duty cycle, boost converter.


$$
\begin{equation*}
\int_{l}^{T_{s}} i_{c}(I) d i=\left(-\frac{V}{R}\right) D T_{s}+\left(I-\frac{V}{R}\right) D T_{s} \tag{2.36}
\end{equation*}
$$

Collecting terms, and equating the result to zero, leads the steady-state result

$$
\begin{equation*}
-\frac{V}{R}\left(D+D^{\prime}\right)+I D^{\prime}=0 \tag{2,37}
\end{equation*}
$$

By noting that $\left(D+D^{\prime}\right)=1$, and by solving for the inductor current de component $I$, one obtains

$$
\begin{equation*}
I=\frac{v}{j^{\prime} \bar{R}} \tag{2,38}
\end{equation*}
$$

So the inductor current de component $I$ is equal to the load cunent, $V / R$, divided by $D^{\prime}$. Substitution of Eq. (2.34) to eliminate $V$ yields

$$
\begin{equation*}
I=\frac{V_{k}}{D^{\prime 2} R} \tag{2,39}
\end{equation*}
$$

This equation is ploted in Fig. 2.17. It can be seen that the inductor current becomes large as $D$ approaches I .

This inductor current, which coincides with the de input current in the boost converter, is greater than the load current. Physically, this must be the case: to the extent that the converter clements are ideal, the converter input and output powers are equal. Since the converter output voltage is greater than the input voltage, the input current must likewise be greater than the output curtent. In practice, the inductor current flows through the semiconductor forward voltage drops, the inductor winding resistance, and other sources of power loss. As the duty cycle approaches one, the inductor current becomes very large and these component nonidealities lead to large power losses. In consequence, the efficiency of the boost converter decreases rapidly at high duty cycle.

Next, let us sketch the inductor curent $i_{L}(t)$ waveform and derive an expression for the inductor current ripple $\Delta i_{L}$. The inductor voltage waveform $v_{L}(t)$ has been already found (Fig. 2.15), so we can sketch the inductor current waveform directiy. During the first subinterval, with the switch in position 1 , the slope of the inductor curtent is given by

$$
\begin{equation*}
\frac{d i_{L}(t)}{d t}=\frac{V_{L}(t)}{L}=\frac{V_{R}}{L} \tag{2.40}
\end{equation*}
$$

Likewise, when the switch is in position 2 , the slope of the inductor cunent waveform is

Fig. 2.18 Boost converter inductor current waveform $i_{d}(t)$


$$
\begin{equation*}
\frac{d i_{L}(t)}{d t}=\frac{v_{L}(t)}{L}=\frac{V_{g}-V}{L} \tag{2.41}
\end{equation*}
$$

The inductor current waveform is sketched in Fig. 2.18. During the first subinterval, the change in inductor current, $2 \Delta i_{L}$, is equal to the slope multiplied by the length of the subinterval, or

$$
\begin{equation*}
2 \Delta i_{L}=\frac{V_{z}}{L} D T_{s} \tag{2.42}
\end{equation*}
$$

Solution for $\Delta i_{L}$ Ieads to

$$
\begin{equation*}
\Delta_{L}=\frac{v_{g}}{2 L} D T_{L} \tag{2,43}
\end{equation*}
$$

This expression card be used to select the inductor value $L$ such that a given value of $\Delta i_{f}$ is obtained.
Likewise, the capacitor voltage $v(i)$ waveform can be sketched, and an expression derived for the output voltage ripple peak magnitude $\Delta v$. The capacitor current waverorm $i_{\mathrm{c}}(f)$ is given in Fig. 2.15 . During the first subinterval, the siope of the capacitor voltage waveform $v(t)$ is

$$
\begin{equation*}
\frac{d v_{d}(f)}{d t}=\frac{i_{C}(f)}{C}=\frac{-V}{R C} \tag{2.44}
\end{equation*}
$$

During the second subinterval, the slope is

$$
\begin{equation*}
\frac{d v_{c}(t)}{d t}=\frac{d(t)}{C}=\frac{C}{C}-\frac{V}{R C} \tag{2.45}
\end{equation*}
$$

The capacitor voltage waveform is sketched in Fig. 2.19. During the first subinierval, the change in capacitor voltage, $-2 \Delta \nu$, is equal to the slope multiplied by the length of the subinterval:

$$
\begin{equation*}
-2 \Delta v=\frac{-v}{R C} D T_{s} \tag{2.46}
\end{equation*}
$$

Solution for $\Delta v$ yields

Fig. 2.19 Boost converter output woltage wavelorm $\mathrm{m}(\mathrm{f})$.


$$
\begin{equation*}
\Delta r=\frac{V}{2 R C} D T_{s} \tag{2.47}
\end{equation*}
$$

This expression can be used to select the capacitor value $C$ to obtain a given output voltage ripple peak magnitude $\Delta v$.

### 2.4 CUK CONVERTER EXAMPLE

As a second example, consider the Cuk converter of Fig. 2.20(a). This converter performs a de conversion function similar to the buck-boost conventer: it can cither increase or decrease the magnitude of the de voltage, and it inverts the polarity. A practical realization using a transistor and diode is illustrated in Fig. 2.20(b).

This converter operates via capacitive energy transfer. As illustrated in Fig. 2.21, capacitor $C_{i}$ is connected through $L_{1}$ to the inpul source while the switch is in position 2 , and source energy is stored in $C_{1}$. When the switch is in position 1 , this energy is released through $L_{2}$ to the load.

The inductor currents and capacitor voltages are defined, with polarities assigned somewhat arbitrarily, in Fig. 2.20(a). [n this section, the principles of inductor wolt-sccond balance and capacitor charge balance are applied to find the de components of the inductor currents and capacitor voltages. The voltage and curtent ripple magnitudes are also found.

Duting the first subinterval, while the switch is in position l, the comverter circuit rednces to Fig. 2.21 (a). The inductor voltages and capacitor currents are:

$$
\begin{align*}
& v_{L 1}=V_{g} \\
& v_{d .2}=-v_{1}-v_{2}  \tag{2.48}\\
& i_{C 1}=i_{2} \\
& i_{C l}=i_{2}-\frac{v_{2}}{R}
\end{align*}
$$

(a)

(b)


Fig. 2.20 Cuk converter: (a) with ideal switeh, (b) pratical realization using MOSFET and diode.
(a)

(b)


Fig. 2.21 Cuk converter circuit: (a) while switch is in position 1, (b) while switch is in position 2.
We next assume that the switching ripple magnitudes in $i_{1}(t), i_{2}(t), v_{1}(t)$, and $v_{2}(t)$ are small compared to their respective dc components $I_{1}, I_{2}, V_{1}$, and $V_{2}$. We can therefore make the small-ripple approximation, and Eq. $(2.48)$ becomes

$$
\begin{align*}
& v_{L I}=v_{g} \\
& v_{L 2}=-V_{L}-v_{2}  \tag{2.49}\\
& i_{\mathrm{Cl}}=I_{2} \\
& i_{\mathrm{CZ}}=I_{2}-\frac{V_{2}}{R}
\end{align*}
$$

During the second subinterval, with the switch in position 2, the converter circuit elements are connected as in Fig. $2.21(\mathrm{~b})$. The inductor voltages and capacitor caments are:

$$
\begin{align*}
& v_{L 1}=V_{k}-v_{1} \\
& v_{t 2}=-v_{2}  \tag{2.50}\\
& i_{C 1}=i_{1} \\
& i_{C 2}=i_{2}-\frac{v_{2}}{R}
\end{align*}
$$

We again make the small-ripple approximation, and hence Eq. (2.50) becomes

$$
\begin{align*}
& v_{U A}=V_{2}-V_{1} \\
& v_{L 2}=-V_{2}  \tag{2.51}\\
& i_{\mathrm{Cl}}=I_{1} \\
& i_{\mathrm{C} 2}=I_{2}-\frac{V_{2}}{R}
\end{align*}
$$

Equations (2.49) and (2.51) are used to sketch the inductor voltage and capacitor current waveforms in Fig. 2.22.

The next step is to equate the de components, or average values, of the waveforms of Fig. 2.22

Fig. 2.22 Ćak converter waveforms: (a) inductor voltage $v_{0}(f)$, (b) inductor voltage $v_{t 2}(t)$, $(c)$ capacitor current $i_{c 1}(t)$, (d) capacitor current $i_{C 2}(t)$.
(a)

(b)

(c)

(d)

to zero, to find the steady-state conditious in the converter. The results are:

$$
\begin{align*}
& \left\langle v_{L L}\right\rangle=D V_{s}+D^{\prime}\left(V_{g}-V_{\mathrm{t}}\right)=0 \\
& \left\langle v_{L 2}\right\rangle=D\left(-V_{1}-V_{2}\right)+D\left(-V_{2}\right)=0  \tag{2.52}\\
& \left\langle i_{C l}\right\rangle=D I_{2}+D I_{1}=0 \\
& \left\langle i_{\mathrm{CZ}}\right\rangle=I_{2}-\frac{V_{2}}{R}=0
\end{align*}
$$

Solution of this systera of equations for the de components of the capacitor voltages and inductor currents leads to

$$
\begin{align*}
& V_{1}=\frac{V_{g}}{D^{\prime}} \\
& V_{2}=-\frac{D}{D^{\prime}} V_{R} \\
& I_{1}=-\frac{D}{D^{\prime}} I_{2}=\left\{\frac{D}{D^{2}}\right)^{2} \frac{V_{g}}{R}  \tag{2.53}\\
& I_{2}=\frac{V_{2}}{R}=-\frac{D}{D^{\prime}} \frac{V_{2}}{R}
\end{align*}
$$

The dependence of the do ourput voltage $V_{2}$ on the duty cycle $D$ is sketched in Fig. 2.23.
The inductor curcont waveforms are sketched in Fig. 2.24(a) and 2.24(b), and the capacitor $C_{1}$

Fig. $\quad 2.23 \mathrm{DC}$ conversion tatio $M(D)=-V / V_{k}$ of the Cuk converter.

voitage waveform $v_{1}(f)$ is sketched in Fig. 2.24(c). During the first subinterval, the slopes of the waveforms are given by

$$
\begin{align*}
& \frac{d L_{1}(t)}{d t}=\frac{v_{L L}(t)}{L_{1}}=\frac{V_{g}}{L_{1}} \\
& \frac{d i_{2}(t)}{d t}=\frac{v_{12}(t)}{L_{2}}=\frac{-V_{1}-V_{2}}{L_{2}}  \tag{2.54}\\
& \frac{d v_{1}(t)}{d t}=\frac{i_{c t}(t)}{C_{1}}=\frac{I_{2}}{C_{1}}
\end{align*}
$$

Equation (2.49) has been used here to substitute for the values of $v_{L 1}, v_{L 2}$, and $i_{C 1}$ during the first subinterval. During the second interval, the slopes of the waveforms are given by
(a)


Fig. 2.24 Cuk converler waveforms: (a) inductor current $i_{1}(d)$, (b) inductor current $i_{2}(t)$, (c) capacitor voltage $v_{1}(t)$.
(b)

(c)


$$
\begin{align*}
& \frac{d L_{1}(t)}{d t}=\frac{v_{L 1}(t)}{L_{1}}=\frac{V_{1}-V_{1}}{L_{1}} \\
& \frac{d i_{2}(t)}{d t}=\frac{v_{12}(t)}{L_{2}}=\frac{-V_{2}}{L_{2}}  \tag{2,55}\\
& \frac{d v_{1}(t)}{d t}=\frac{i_{C 1}(t)}{C_{1}}=\frac{I_{1}}{C_{1}}
\end{align*}
$$

Equation (2.51) was used to substitute for the values of $v_{L 1}, v_{22}$, and $i_{C 1}$ during the second subinterval.
During the first subinterval, the quantities $i_{1}(t), i_{2}(t)$, and $v_{1}(t)$ change by $2 \Delta i_{1},-2 \Delta i_{2}$, and $-2 \Delta v_{1}$, respectively. These changes are equal to the slopes given in Eq. (2.54), multiplied by the subinterval lengul $D T_{s}$, yielding

$$
\begin{align*}
& \Delta i_{1}=\frac{V_{k} D T_{s}}{2 L_{1}} \\
& \Delta i_{2}=\frac{V_{1}+V_{2}}{2 L_{2}} D T_{s}  \tag{2.56}\\
& \Delta v_{1}=\frac{-I_{2} D T_{s}}{2 C_{1}}
\end{align*}
$$

The dc relationships, Eq. (2.53), can now be used to simplify these expressions and eliminate $V_{1}, V_{2}$, and $I_{1}$, leading to

$$
\begin{align*}
& \Delta i_{1}=\frac{V_{g} D T_{s}}{2 L_{1}} \\
& \Delta i_{2}=\frac{V_{s} D T_{3}}{2 L_{2}}  \tag{2.57}\\
& \Delta v_{1}=\frac{V_{k} D^{2} T_{s}}{2 D R C_{1}}
\end{align*}
$$

These expressions can be used to select values of $L_{1}, L_{2}$, and $C_{1}$, such that desired values of switching ripple magnitudes are obtained.

Similar argunents cannot be used to estimate the switching ripple magnitude in the output capacitor voltage $v_{2}(t)$. According to Fig. $2.22(\mathrm{~d})$, the current $i_{C 2}(t)$ is continuous: unlike $v_{L 1}, v_{L 2}$, and $i_{C l}$, the capacitor current $i_{C}(t)$ is nonpulsating. If the switching ripple of $i_{2}(t)$ is reglected, then the capacitor current $i_{C 2}(t)$ does not contain an ac component. The small-ripple approximation then leads to the conclusion that the output switching ripple $\Delta v_{2}$ is zero.

Of course, the outpur voltage switching ripple is not zero. To estimate the magnitude of the output voltage ripple in this converter, we must not neglect the switching ripple present in the inductor current $i_{2}(f)$, since this current ripple is the only source of ac current driving the output capacitor $C_{2}$. A simple way of doing this in the Conk converter and in other similar converters is discussed in the next section.

### 2.5 ESTIMATJNG THE OUTPUT VOLTAGE RIPPLE IN CONVERTERS CONTAINING TWO-POLE LOW-PASS FLLTERS

A case where the small ripple approximation is not useful is in converters containing two-pole low-pass filters, such as in the outpul of the Cuk converter (Fig. 2.20) or the buck converter (Fig. 2.25). For these


Fig. 2.25 The buck converter contains a two-pole output filter.
converters, the small-ipple approximation predicts zero output voltage ripple, regardless of the value of the output filter capacitance. The problem is that the only component of output capacitor curtent in these cases is that arising from the inductor current ripple. Hence, inductor current ripple cannot be neglected when calculating the output capacitor voltage ripple, and a more accurate approximation is needed.

An improved approach that is useful for this case is to estimate the capacitor current waveform $i_{c}(t)$ more accurately, accounting for the inductor current ripple. The capacitor voltage tipple can then be related to the total charge contained in the positive portion of the $i_{c}(t)$ waveform.

Consider the buck converter of Fig. 2.25. The inductor curtent waveform $i_{L}(t)$ contains a dc component $I$ and linear ripple of peak magnitude $\Delta i_{i}$, as shown in Fig. 2.10. The de component $I$ must flow entirely through the load resistance $R$ (why?), while the ac switching ripple divides between the load resistance $R$ and the filter capacitor $C$. In a well-designed converter, in which the capacitor provides significant filtering of the switching ripple, the capacitance $C$ is chosen large enough that its impedance at the switching frequency is muth smaller than the load impedance $R$. Hence nearly all of the inductor curtent ripple flows through the capacitor, and very little flows through the load. As shown in Fig. 2.26, the capacitor current waveform $i_{c}(t)$ is then equal to the inductor curent waveform with the de componeat removed. The current ripple is linear, with peak value $\Delta i_{i}$.

When the capacitor current $i_{c}(t)$ is positive, charge is deposited on the capacitor plates and the capacitor voltage $v_{d}(t)$ increases. Thercfore, between the two zero-crossings of the capacitor current waveform, the capacitor voitage changes between its minimum and maximnm extrema. The waveform is symmetrical, and the total change in $v_{c}$ is the peak-to-peak outpu voltage ripple, or $2 \Delta v$.

This change in capacior voltage can be related to the total charge $q$ contained in the positive

Fig. 2.26 Output capacitor voltage and current waveforms, for the buck couverter in Fig. 2.25.


Fig. 2.27 Estimating inductor curent ripple when the inductor voltage waveform is continuous.

portion of the capacitor current waveform. By the capactitor relation $Q=C V$,

$$
\begin{equation*}
q=C(2 \Delta v) \tag{2.58}
\end{equation*}
$$

As illustrated in Fig. 2.26, the charge $q$ is the integral of the current waveform between its zero crossings. For this example, the integrad can be expressed as the area of the shaded triangle, having a height $\Delta i_{L}$. Owing to the symmetry of the current waveform, the zero crossings occur at the centerpoints of the $D T_{s}$ and $D^{\prime} T_{s}$ subintervals. Hence, the base dimension of the triangle is $T_{s} / 2$. So the total charge $g$ is given by

$$
\begin{equation*}
q=\frac{1}{2} \Delta i_{1} \frac{T_{n}}{2} \tag{2.59}
\end{equation*}
$$

Substitution of Eq. (2.58) into Eq. (2.59), and solution for the voltage ripple peak magnitude $\Delta v$ yie)ds

$$
\begin{equation*}
\Delta v=\frac{\Delta i_{L} T_{s}}{8 C} \tag{2.60}
\end{equation*}
$$

This expression can be used to select a value for tine capacitance $C$ such that a given voltage ripple $\Delta v$ is obtained. In practice, the additional voltage ripple caused by the capacitor equivalent series resistance (esr) must also be included.

Similar arguments can be applied to inductors. An example is considered in Problem 2.9, in which a two-pole input filter is added to a buck converter as in Fig. 2.32. The capacitor voltage ripple camot be neglected; doing so would lead to the conclusion that no ac voltage is applied across the input fifter inductor, resulting in zero input current ripple. The actuat inductor voltage waveform is identical to the ac portion of the input filter capacitor voltage, with linear ripple and with peak value $\Delta v$ as illustrated in Fig. 2.27. By use of the inductor relation $\lambda=L i$, a result similar to Eq. (2.60) can be derived. The derivation is left as a problem for the student.

### 2.6 SUMMARY OF KEY POINTS

1. The do componeat of a converter waverom is given by its average value, or the integral over one switching period, divided by the switching period. Solution or a de-de converter to find its de, or steady-state, voltages and currents therefore involves averaging the waveforms.
2. The jincar- (or small-) ripple approximation greatly simplifies the analysis. In a well-designed converter, the switching ripples in the inductor currents and capacitor voluges are small compared to the respective de components, and can be neglected.
3. The principle of inductor volt-second balance allows determination of the do voitage components in any switching converter. In steady state, the average voltage applied to an inductor must be zero.
4. The principle of capacitor charge balance allows determination of the de components of the inductor currents in a switching converter. In steady state, the average current applied to a capacitor must be zero.
5. By knowledge of the slopes of the inductor current and capacitor voltage waveforms, the ac switching ripple magnitudes may be computed. Inductance and capacitance values can then be chosen to obtan desired ripple magnitudes.
6. In converters containing multiple-pole filters, continuous (nonpulsating) voltages and currents ase applied to one or more of the inductors or capacitors. Computation of the ae switching ripple in these elements cant be done using capacitor charge andfor inductor flux-linkage arguments, without use of the small-ripple approximation.
7. Converters capable of increasing (boost), decreasing (buck), and inverting the voltage polarity (buck-boost and Cuk ) have been described. Converter circuits are explored more fully in the problems and in a later chapter.

## Refercnces

[1] S. Cuk, "Basics of Switched-Mode Power Conversion: Topologies, Magnetics, and Control," in Advances in Swithed-Mode Power Conversion, Yol, 2, pp. 279-310, Irvine, CA: Teslaco, 1981.
[2] N. Mohan, T. Undeland, and W. Robsins, Power Electonics: Comemers, Applicolions, and Design, $2^{\text {nd }}$ edit., New York: Johu Wiley \& Sons, 1995.
[3] J. Kassaklan, M. Schlecht, and G. Vergese, Principles of Power Electronics, Reading, MA: AddisonWesley, 1991.
[4] R. Severns and G. E. BLoom, Modern De-to-de Switch Mode Power Converter Chraits, New York: Van Nostrand Reirhold, 1985.
[5] D. Hart, huroduction to Power Electronics. New York: Prentice Hall, 1997.
[6] M. RAsHid, Power Elecronics: Cincuits, Devices, and Applications, $2^{\text {nd }}$ edit, New York: Prentice Hall, 1993.
[7] P. Kren, Elements of Power Electronics, New York: Oxford University Press, 1998.
[8] K. K[T Sum, Swith Mode Power Conversion-Busic: Theory and Desigut, Now York: Marcel Dekker, 1984.

## Proilemis

2.1 Analysis and design of a buck-boost converter: A buck-boost converter is illustrated in Fig. 2.28 (a), and a practical implementation using a transistor atwd diode is shown in Fig. 2.28(b).
(a)

Fig. 2.28 Buck-boost converter of Problem 2.1: (a) ideal converter circuit. (b) implementation using MOSFET and diode.

(b)

(a) Find the dependence of the equilibrium oupput voltage $V$ and inductor current $l$ on the duty ratio $D$, inpul voltage $V_{g}$, and load resistance $R$. You may assume that the inductor current ripple and capacitor voltage ripple are small.
(b) Plot your results of part (a) over the range $0 \leq D \leq 1$.
(c) De design: for the specifications

$$
\begin{array}{lc}
V_{s}=30 \mathrm{~V} & V=-20 \mathrm{~V} \\
R=4 \Omega & f_{4}=40 \mathrm{kHz}
\end{array}
$$

(i) Find $D$ and $/$
(ii) Calculate the value of $L$ that wild make the peak inductor curent ripple $\Delta i$ equal to ten percent of the average inductor current $/$.
(iii) Choose $C$ such that the peak output voltage ripple $\Delta v$ is 0.1 V .
(d) Sketch the transistor drain current waverom $i_{T}(f)$ for your design of part (c). Include the effects of inductor current rippie. What is the peak value of $i_{r}$ ? Also sketch $i_{T}(t)$ for the case when $L$ is decreased such that $\Delta i$ is $50 \%$ of $f$. What happens to the peak value of $i_{T}$ in this case?
(e) Skelch the diode current waveform $i_{n}(t)$ for the two cases of part (d).
2.2 In a certain application, an unregulated de input voltage can vary between 18 and 36 V . It is desired to produce a regulated output of 28 V to supply a 2 A load. Hence, a converter is needed that is capable of both increasing and decreasing the voltage. Since the inpul and output voltages are both positive, converters that invert the voltage polarity (such as the basic buck-boost converter) are not suited for this application.

One converter that is capable of performing the required function is the nonisolated SEPIC (sin-gle-ended primary inductance converter) shown in Fig. 2.29. This convener has a conversion ratio $M(D)$ that can both buck and boost the voltage, but the voltage polarity is not inverted. In the normal converter operating mode, the transistor conducts during the firs subinteryal ( $0<t<D T$ ), and the diode conducts during the second subinterval ( $D T_{s}<t<T_{s}$ ). You may assume that all elements are ideal.
(a) Derive expressions for the de components of each capacitor woltage and inductor current, as functions of the duty cycle $D$, the input voltage $V_{R^{\prime}}$ and the load resistance $R$.


Fig. 2.29 SEPIC of Problems 2.2 and 2.3.
(b) A control circuit autonatically adjusts the converter duty cycle $D$, to maintain a constant output voltage of $V=28 \mathrm{~V}$. The input voltage slowly varies over the range $18 \mathrm{~V} \leq V_{s} \leq 36 \mathrm{~V}$. The load current is constant and equal to 2 A . Over what range will the duty cycle $D$ vary? Over what range will the input inductor eurrent de component $I_{1}$ vary?
2.4 The swithes in the converter of Fig. 2.30 operate syuchronously: each is in position 1 for $0<t<D T_{s}$, and in position 2 for $D T_{s}<t<T_{s}$. Derive an expression for the voltage conversion satio $M(D)=V V_{夕}$. Sketch $M(D)$ ws. $D$.


Fig. 230 H-bridge converter of Problems 2.4 and 2.6.
2.5 The switches in the converter of Fig. 2.31 operate synchtonously: each is in position 1 for $0<t<D T_{x^{2}}$ and in position 2 for $D T_{s}<t<T_{s}$. Derive an expression for the voltage conversion ratio $M(D)=W / V_{y^{*}}$ Sketch $M(D)$ vs. $D$.


Fig. 2.31 Current-fed bridge converter of Problems 2.5, 2.7, and 2.8.
2.6 For the conventer of Fig. 2.30, derive expressions for the inductor current ripple $\Delta i_{L}$ and the capacitor voltage ripple $\Delta v_{C}$.
2.7 For the converter of Fig. 2.31, derive an analyical expression for the de component of the inductor cur-
rent, $l$, as a function of $D, V_{g}$ and $R$. Sketch your result vs. $D$.
2.8 For the converter of Fig. 2.31, derive expressions for the inductor carrent ripple $\Delta i_{L}$ and the capacitor voltage ripple $\Delta r_{C}$.
2.9 To reduce the switching harmonies present in the input current of a certain buck converter, an input filter consisting of inductor $L_{1}$ and capacitor $C_{1}$ is added as shown in Fjg. 2.32. Such filters are commonly used to meet regulations limiting conducted electromagnetic interference (EMI). For this problem, you may assume that all inductance and capacitance values are sufficiently liuge, such that all ripple magnitudes are smatl.


Fig. 2.32 Addition of $L-C$ input iiter to buck converter, Problem 2.9.
(a) Sketch the transistor current wave form $i_{\mathrm{T}}$ (t).
(b) Derive analytical expressions for the de components of the capacitor voltages and inductor currents.
(c) Derive analytical expressions for the peak ripple magnitudes of the input filer inductor current and capacitor voltage.
(d) Given the following values:

| Input voltage | $V_{\mathrm{x}}=48 \mathrm{~V}$ |
| :--- | :--- |
| Output voltage | $V=36 \mathrm{~V}$ |
| Switching frequency | $f_{s}=100 \mathrm{kHz}$ |
| Load resistance | $R=63$ |

Select values for $L_{1}$ and $C_{1}$ such that (i) the peak voltage ripple on $C_{1}, \Delta v_{C l}$, is two pereent of the de component $V_{c i}$, and (ii) the input peak current ripple $\Delta i_{1}$ is 20 mA .

Extra credit problem: Derive exact analytical expressions for (i) the de component of the output voltage, and (ii) the peak-to-peak inductor current ripple, of the ideal buck-boost converter operating in steady state. Do not make the small-ripple approximation.

## 3

## Steady-State Equivalent Circuit Modeling, Losses, and Efficiency

Let us now consider the basic functions performed by a switching converter, and attempt to represent these functions by a simple equivalent circuit. The designer of a converter power stage must calculate the network voltages and currents, and specify the power components accorditgly, Losses and efficiency are of prime impontance. The use of equivalent circuits is a physical and intuitive approach which allows the well-known technigues of circuit analysis to be employed. As noted in the previous chapter, it is desirable to ignore the small but complicated switching ripple, and model only the inportant de components of the waveforms.

The de transformer is used to model the ideal functions performed by a de-dc converter [1-4]. This simple model correctly represents the relationships between the de voltages and currents of the converter. The model can be refined by including losses, such as semicontuctor forward voltage drops and on-resistances, inductor core and copper losses, etc. The resulting model can be directly solved, io find the voltages, cultents, losses, and efficiency in the actual nonideal converter.

### 3.1 THE DC TRANSFORMER MODEL

As illustrated in Fig. 3.1, any switching converter contains three ports: a power input, a power output, and a control input. The input power is processed as specified by the control input, and then is output to the load, Ideally, these functions are perfomed with $100 \%$ efficiency, and hence

$$
\begin{equation*}
P_{i n}=P_{\text {cun }} \tag{3.1}
\end{equation*}
$$

or,

$$
\begin{equation*}
V_{g} I_{g}=V I \tag{3.2}
\end{equation*}
$$



Fig. 3.1 Switching converter terninal quantities.


Fig. 3.2 A switching converter equivalent circuit using dependent sources, corresponding to Eqs. (3.3) and (3.4).
These relationships are valid only under equilibrium (dc) conditions: during transtents, the ner stored energy ia the converter inductors and capacitors may change, causing Eqs. (3.1) and (3.2) to be violated.

In the previous chapter, we found that we could express the converter output voltage in an equation of the form

$$
\begin{equation*}
V=M(D) V_{8} \tag{3.3}
\end{equation*}
$$

where $M(D)$ is the equilibrium conversion ratio of the converter. For example, $M(D)=D$ for the buck converter, and $M(D)=1 /(1-D)$ for the boost converter. In general, for ideal PWM converters operating in the continuous conduction mode and containing an equal number of independent inductors and capacitors, it can be shown that the equilibrium conversion ratio $M$ is a function of the duty cycle $D$ and is independent of load.

Substitution of Eq. (3.3) into Eq. (3.2) yields

$$
\begin{equation*}
t_{\mathrm{g}}=M(D) \mathrm{I} \tag{3.4}
\end{equation*}
$$

Hence, the converter terminal currents are related by the same conversion ratio.
Equations (3.3) and (3.4) suggest that the converter could be modelcd using dependent sources, as in Fig. 3.2. An equivalent but more physically meaningful model (Fig. 3.3) can be obtained through the realization that Eqs. (3.1) to (3.4) coincide with the equations of an ideal transformer. In an ideal transformer, the input and output powers are equal, as stated in Eqs. (3.1) and (3.2). Also, the output voltage is equal to the turns ratio times the input voltage. This is consistent with Eq. (3.3), with the tums ratio taken to be the equilibrium conversion ratio $M(D)$. Finally, the input and output currents should be related by the same turns ratio, as in Eq. (3.4).

Thus, we can model the ideal dc-de conventer using the ideal dc transformer model of Fig. 3.3.

Fig. 3.3 Ideal de transformer model of a dc-dc converter operating in continuous conduction mode, corresponding to Eqs. (3.1) to (3.4).


This symbol represents the first-order dc properties of any switching dc-dc converter: transformation of dc voltage and current levels, ideally with $100 \%$ efficiency, controliable by the duty cycle $D$. The solid horizontal line indicates that the element is ideal and capable of passing de voltages and currents. It should be noted that, although standard magnetic-core transformers cannot transform de signals (they saturate when a de voltage is applied), we are nonetheless free to define the idealized model of Fig. 3.3 for the purpose of modeling dc-dc converters. Indeed, the absence of a physical dc transformer is one of the reasons for building a dc-de switehing converter. So the properties of the de-de converter of Fig. 3.1 can be modeled using the equivalent circuit of Fig. 3.3. An advantage of this equivalent circuit is that, for conslant duty cycle, it is time invariant: there is no switching or switching ripple to dcal with, and only the important dc components of the waveforms are modeled.

The rules for manipulating and simplifying circuits containing transformers apply equally well to circuits containing de-de converters. For example, consider the network of Fig. 3.4(a), in which a resistive load is comected to the converter output, and the power source is modeled by a Thevenin-equivalent voltage source $V_{1}$ and resistance $R_{1}$. The converter is replaced by the de transformer model in Fig. 3.4(b). The elements $V_{1}$ and $R_{1}$ can now be pushed through the de transformer as in Fig. 3.4(c); the volt-

Fig. 3.4 Example of use of the de transformer model: (a) original circuit; (b) substitution of switching converter dc transformer model; (c) simplification by refering all elements to secondary side.
(a)

age source $V_{1}$ is multiplied by the conversion ratio $M(D)$, and the resistor $R_{1}$ is multiplicd by $M^{2}(D)$. This circuit can now be solved using the voltage divider formula to find the output voltage:

$$
\begin{equation*}
V=M(D) V_{1} \frac{R}{R+M^{2}(D) R_{1}} \tag{3.5}
\end{equation*}
$$

It should be apparent that the de tratsfomerfequivalent circuit approach is a powerful tool for understanding networks containing comverters.

### 3.2 INCLUSION OF INDUCTOR COPPER LOSS

The de transformer model of Fig. 3.3 can be extended, to model other properties of the converter. Nonidealities, such as sources of power loss, can be modeled by adding resistors as appropriate. In later chapters, we will see that converter dynamics can be modeled as well, by adding inductors and capacitors to the equivalent circuit.

Let us consider the inductor copper loss in a boost converter. Practical inductors exhibit power loss of two types: (1) copper loss, originating in the resistance of the wire, and (2) core loss, due to hysteresis and eddy current losses in the magnetic core. A suitable model that describes the inductor copper loss is given in Fig. 3.5, in which a resistor $R_{L}$ is placed in series with the inductor. The actual inductor then consists of an ideal


Fig. 3.5 Modeling inductor copper loss via series resistor $R_{L}$. inductor, $L$, in series with the copper loss resistor $R_{L}$.

The inductor model of Fig. 3.5 is insetted into the boost converter circuit in Fig. 3.6. The circuit can now be analyzed in the same manner as used for the ideal lossless converter, using the principles of inductor volt-second balance, capacitor charge balance, and the small-ripple approximation. First, we draw the converter circuits during the two subintervals, as in Fig. 3.7.

For $0<t<D T_{3}$, the switch is in position 1 and the circuit reduces to Fig, 3.7(a). The inductor voltage $\nu_{L}(t)$, across the ideal inductor $L$, is given by

$$
v_{t}(t)=V_{g}-i(t) R_{L}
$$

and the capacitor current $i_{C}(t)$ is

$$
\begin{equation*}
i_{c}(t)=-\frac{v(t)}{R} \tag{3.7}
\end{equation*}
$$

Next, we simplify these equations by assuming that the switching ripples in $i(f)$ and $v(t)$ are small compared to their respective dc components $I$ and $V$. Hence, $i(t)=I$ and $V(t)=V$, and Eqs. (3.6) and (3.7)


Fig. 3.6 Boost converter circuit, ineluding inductor copper tesistance $R_{C}$.
(a)

(b)


Fig. 3.7 Boost converter circuits during the two subintervals, including inductor copper loss resistance $R_{L}$ : (a) with the switch in position 1, (b) with the switch in position 2.
becone

$$
\begin{align*}
& v_{L}(t)=V_{s}-I R_{L}  \tag{3.8}\\
& i_{c}(t)=-\frac{V}{R}
\end{align*}
$$

For $D T_{s}<t<T_{s}$, the switch is in position 2 and the circuit reduces to Fig. 3.7(b). The inductor current and capacitor voltage are then given by

$$
\begin{align*}
& V_{L}(t)=V_{g}-i(t) R_{L}-v(t)=V_{R}-I R_{L}-V  \tag{3.9}\\
& i_{C}(t)=i(t)-\frac{v(t)}{R}=l-\frac{V}{R}
\end{align*}
$$

We again make the small-ripple approximation.
The principle of inductor volt-second balarce can now be invoked. Equations (3.8) and (3.9) are used to construct the inductor voltage waveform $v_{i}(t)$ in Fig. 3.8. The de component, or average value, of the inductor voltage $v_{L}(t)$ is

$$
\begin{equation*}
\left\langle v_{L}(t)\right\rangle=\frac{1}{T_{s}} \int_{0}^{T} v_{L}(t) d t=D\left(V_{s}-I R_{L}\right)+D\left(V_{\mathrm{s}}-I R_{L}-V\right) \tag{3.10}
\end{equation*}
$$

By setting $\left\langle v_{L}\right\rangle$ to zero and collecting terms, one obtains

$$
\begin{equation*}
0=V_{\mathrm{x}}-I R_{L}-D V \tag{3,1}
\end{equation*}
$$

(recall that $D+D^{\prime}=1$ ). It can be seent that the inductor winding resistance $R_{I}$ adds another term to the inductor volt-second balance equation. In the ideal boost converter ( $R_{t}=0$ ) example of Chapter 2, we were able to solve this equation directly for the voltage conversion ratio $V / V$, Equation ( 3.1 ) cannot be immediately solved in this manner, becanse the inductor cutrent $l$ is unknown. A second equation is needed, to eliminate $I$.

Fig. 3.8 Inductor voluge and capacitor curtent waveforms, for the nonideal boost converter of Fig. 3.6.


The second equation is oblained using capacitor charge balance. The capacitor coment $i_{C}(t)$ waveform is given in Fig. 3.8. The de component, or average value, of the capacitor current waveform is

$$
\begin{equation*}
\left\langle i_{C}(t)=D\left(-\frac{V}{R}\right)+D^{\prime}\left(l-\frac{V}{R}\right)\right. \tag{3,12}
\end{equation*}
$$

By seuing $\left\langle i_{c}\right.$ ) to zero and collecting terms, one obtains

$$
\begin{equation*}
0=D^{\prime} l-\frac{V}{R} \tag{3.13}
\end{equation*}
$$

We now have two cquations, Eqs. (3.11) and (3.13), and two unknowns, $V$ and $I$. Elimination of $I$ and solution for $V$ yields

$$
\begin{equation*}
\frac{p}{V_{s}}=\frac{1}{D^{\prime}} \frac{1}{\left(1+\frac{R_{L}}{D^{\prime 2} R}\right)} \tag{3.14}
\end{equation*}
$$

This is the desired solution for the converter output woltage $V$ It is ploted in Fig. 3.9 for several values of $R_{i} / R$. It can be seen that Eq. $(3,14)$ contains two terms. The first, $/ / D^{\prime}$, is the ideal conversion ratio, with $R_{L}=0$. The second term, $1 /\left(1+R_{t} / D^{2} R\right)$, describes the effect of the inductor winding resistance. If $R_{L}$ is much less than $D^{2} R$, then the second term is approximately equal to unity and the conversion ratio is approximately equal to the ideal value $1 / D^{\prime}$. However, as $R_{L}$ is increased in relation to $D^{2} R$, then the second term is reduced in value, and $V / V_{s}$ is reduced as well.

As the duty cycle $D$ approaches one, the inductor winding resistance $R_{L}$ causes a major qualitative change in the $W / V_{y}$ eurve. Rather than approaching inlinity at $D=1$, the curve tends to zero. Of course, it is unreasonable to expect that the converter can produce ititinite voltage, and it should be comforting to the engineer that the prediction of the model is now more realistic. What happens at $D=1$ is that the switch is always in position 1 . The inductor is never connected to the output, so no energy is transferred to the output and the output voltage tends to zero. The inductor cetrent tends to a large value, limited only by the inductor resistance $R_{L}$. A large amount of power is lost in the inductor winding resistance, equal to $V_{g}^{2} / R_{L}$, while no power is deliveted to the load, hence, we can expect that the converter efficiency tends to zero at $D=1$.

Another implication of Fig. 3.9 is that the inductor winding resistance $R_{L}$ limits the maximum


Fig. 3.9 Ourput voltage vs dury cycle, boost converter with inductor copper loss.
volage that the converter can produce. For example, with $R_{\mathrm{L}} / R=0.02$, it can be seen that the maximum $W V_{g}$ is approximately 3.5 . If it is desired to obtain $V V V_{8}=5$, then according to Fig. 3.9 the inductor winding resistance $R_{L}$ must be reduced to less than $1 \%$ of the load resistance $R$. The only problem is that decreasing the inductor winding resistance requires building a larger, heavier, more expensive inductor. So it is usually important to optimize the design, by corectly modeling the effects of loss elements such as $R_{L}$, and choosing the smallest inductor that will do the job. We now have the analytical tools needed to do this.

### 3.3 CONSTRUCTION OF EQUIVALENT CIRCUIT MODEL

Next, let us refine the de transtormer model, to account for converter losses. This will allow us to determine the converter voltages, currents, and efficiency using well-known lechniques of circuit analysis.

In the previous section, we used the principles of inductor volt-second balance and capacitor charge balance to write Eqs. (3.1I) and (3.13), repeated here:

$$
\begin{align*}
& \left\langle v_{L}\right\rangle=0=V_{s}-A R_{r}-D V  \tag{3.15}\\
& \left\langle c_{c}\right\rangle=0=D l-\frac{V}{R}
\end{align*}
$$

These equations state that the de components of the inductor voltage and capacitor curtent are equal to zero. Rather than algebraically solving the equations as in the previous section, we can reconstruct a circuit model based on these equations, which describes the de behavior of the boost converter with inductor copper loss. This is done by constructing a circuit whose Kirchoff loop and node equations are

Fig. 3.10 Circuir whose loop equation is identical to Eq. (3.16), obtained by equating the average inductor voltage $\left\langle v_{L}\right\rangle$ to zero.

identical to Eqs. (3.15).

### 3.3.1 Inductor Voltage Equation

$$
\begin{equation*}
\left\langle v_{l}\right\rangle=0=V_{L}-I R_{L}-D^{\prime} V \tag{3.16}
\end{equation*}
$$

This equation was derived by use of Kirchoff's voltage law to find the inductor voltage during cach subinterval. The results were averaged and set to zero. Equation (3.16) states that the sum of three terms having the dimensions of voltage are equal to $\left\langle v_{f}\right\rangle$, or zero. Hence, Eq. (3.16) is of the same form as a loop equation; in particular, it describes the de components of the voltages around a loop containing the inductor, with loop current equal to the de inductor current $I$.

So let as construct a circuit containing a loop with cunent $I$, corresponding to Eq. (3.16). The ftrst term in $\mathrm{Eq} .(3,16)$ is the de input voltage $V_{s,}$, so we should include a voltage soutce of value $V_{g}$ as shown in Fig. 3.10. The second term is a voltage drop of value $I R_{i}$, which is proportional to the current $I$ in the loop. This term corresponds to a resistance of value $R_{L}$. The third term is a voltage $D^{\prime} V$ dependeni on the converter output voltage. For now, we can model this term using a dependent voltage source, with polarity chosen to satisfy Eq. (3.16).

### 3.3.2 Capacitor Current Equation

$$
\begin{equation*}
\left\langle i_{c}\right\rangle=0=D H-\frac{V}{R} \tag{3.17}
\end{equation*}
$$

This equation was derived using Kirchoff's current law to find the capacitor current during each subinterval. The results were averaged, and the average capacitor curent was set to zero.

Equation ( 3,17 ) states that the sum of two de curtents are equal to $\left\langle i_{c}\right\rangle$, or zero. Hence, Eq. (3.17) is of the same form as a node equation; in particular, it describes the de components of caments

Fig. 3.11 Circuit whose node equation is identical to Eq. (3.17), obtained by equating the average capacitor current $\left\langle i_{C}\right\rangle$ to zero.



Fig. 3.12 The circuits of Figs. 3.10 and 3.11, drawn together.


Fig. 3.13 Equivalent circuit model of the boost conserter, including a $D^{\prime}: 1$ de transformer and the inductor wiading cesistance $R_{L}$.
flowing into a node connected to the capacitor. The de capacitor voltage is $V$.
So now let us construct a circuit containing a node connected to the capacitor, as in Fig. 3.11, whose node equation satisfies Eq. (3.17). The second term in Eq. (3.17) is a current of magnitude $V / R$, proportional to the dc capacitor voltage $V$. This term corresponds to a resistor of value $R$, connected in parallel with the capacitor so that its voltage is $V$ and hence its current is $V / R$. The first term is a current. $D^{\prime} I$, dependent on the de inductor current $I$. For now, we can model this term using a dependent current source as shown. The polarity of the source is chosen to satisfy Eq. (3.17).

### 3.3.3 Complete Circuit Model

The next step is to combine the circuits of Figs. 3.10 and 3.11 into a single circuit, as in Fig. 3.12. This circuit can be further simplified by recognizing that the dependent voltage and current sources constitute an ideal de transformer, as discussed in Section 3.1. The $D^{\prime} V$ dependent voltage source depends on $V$, the voltage actoss the dependent current source. Likewise, the $D^{\prime} I$ dependent current source depends on $I$, the current flowing through the dependent voltage source. In each case, the coefficient is $D^{\prime}$. Hence, the dependent sources form a circuit similar to Fig. 3.2; the fact that the volage source appears on the primary rather than the secondary side is irrelevant, owing to the symmetry of the transformer They are therefore equivalent to the de tamsfomer model of Fig. 3.3, with tums ratio $D^{\prime}: 1$. Substitution of the ideal de transformer model for the dependent sources yields the cquivalent circuit of Fig. 3.13.

The equivalen circuit model carn now be manipulated and solved to find the converter voltages and cuments. For example, we can climinate the transformer by refering the $V_{g}$ voltage source and $R_{L}$ resistance to the secondary side. As shown in Fig. 3.14, the voltage source value is divided by the effective turns ratio $D^{\prime}$, and the resistance $R_{f}$, is divided by the square of the turns ratio, $D^{2}$. This circuit can be solved dircotly for the oulput wolage $V$, using the voltage divider formula:

Fig. 3.14 Simplification of the equivalent circuit of Fig. 3.13, by referring all elements to the secondary side of the transformer.


$$
\begin{equation*}
V=\frac{V_{g}}{D^{\prime}}-\frac{R_{-}}{R+\frac{R_{l}^{\prime}}{D^{\prime 2}}}=\frac{V_{g}}{D^{\prime}}--\frac{1}{1+\frac{R_{t}}{D^{2} R}} \tag{3.18}
\end{equation*}
$$

This result is identical to Eq. (3.14). The circuit can also be solved directly for the inductor current $/$, by refcring all etements to the fransformer primary side. The result is:

$$
\begin{equation*}
I=\frac{V_{1}}{D^{2} R+R_{L}}=\frac{V_{U}}{D^{2} R} 1+\frac{l_{I}}{D^{2} R} \tag{3.19}
\end{equation*}
$$

### 3.3.4 Efficiency

The equivalent circuit model also allows us to compute the converter efficiency $\eta$. Figure 3.13 predicts that the converter input power is

$$
\begin{equation*}
P_{i t}=\left(V_{k}\right)(l) \tag{0,20}
\end{equation*}
$$

The load current is equal to the current in the secondary of the ideal de transformer, or $D^{\prime} I$. Hence, the model predicts that the converter output power is

$$
\begin{equation*}
P_{v i n}=(V)(D /) \tag{3.21}
\end{equation*}
$$

Therefore, the converter efficiency is

$$
\begin{equation*}
\eta=\frac{P_{n u}}{P_{i, t}}=\frac{(V)(D T)}{\left(V_{y}\right)(I)}=\frac{V}{V_{r}} D^{\prime} \tag{0.22}
\end{equation*}
$$

Substitution of Eq. (3.18) into Eq. (3.22) to eliminate $V$ yicks

$$
\begin{equation*}
\eta=\frac{1}{1+\frac{R_{l}}{D^{2} R}} \tag{3.23}
\end{equation*}
$$

This equation is ploted in Fig. 3.15, for several values of $R_{L} / R$. It can be seen from Eq. (3.23) that, to obtain high efficiency, the inductor winding resistance $R_{L}$ should be much smaller that $D^{2} R$, the load resistance referred to the primary side of the ideal de transfommer. This is easier to do at low duty cycle, where $D^{\prime}$ is close to unity, than at high duty cycle where $D^{\prime}$ approaches zero. It can be seen from Fig.


Fig. 3.15 Elficiency vs duty cycle, boost converter with inductor copper loss.
3.15 that the efficiency is typically high at low duty cycles, but decreases rapidly to zero near $D=1$.

Thus, the basic do transformer model can be refined to include other effects, such as the inducfor copper loss. The model describes the basic properties of the converter, including (a) transformation of de voltage and current levels, (b) second-order effects such as power losses, and (c) the conversion tatio $M$. The model can be solved to find not only the output voltage $V$, but also the inductor current $/$ and the efficiency $\eta$. All of the well-known techniques of circuit analysis can be employed to solve the model, making this a powerful and versatile approach.

The example considered so far is a relatively simple one, in which there is only a single loss element, $R_{L}$. Of course, real converters are considerably more complicated, and contain a large number of loss elements. When solving a complicated circuit to find the output voltage and efficiency, it behooves the engineer to use the simplest and most physically meaningtul method possible. Writing a large number of simultaneous loop or node equations is not the best approach, because its solution typically requires several pages of algebra, and the engineer usually makes algebra mistakes along the way. The practicing engincer often gives up betore tinding the correct solution. The equivalent circuit approach avoids this situation, because one can simplify the circuit via well-known circuit manipulations such as pushing the circuit elements to the secondary side of the transformer. Often the answer can then be written by inspection, using the voltage divider rule or other formulas. The engineer develops confidence that the result is conect, and does nol contain algebra mistakes.

Fig. 3.16 Buck converter example.


### 3.4 HOW TO OBTAIN THE INPUT PORT OF THE MODEL

Let's try to derive the model of the buck converter of Fig. 3.16, using the procedure of Section 3.3. The inductor winding resistance is again modeled by a series resistor $R_{R}$.

The average inductor voltage can be shown to be

$$
\begin{equation*}
\left\langle v_{c}\right\rangle=0=D V_{t}-I_{L} R_{i}-V_{c} \tag{324}
\end{equation*}
$$

This equation describes a loop with the de inductor current $I_{L}$. The de components of the voltages around this loop are: (i) the $D V_{g}$ term, modeled as a dependent voltage source, (ii) a voltage drop $I_{L} R_{i}$, modeled as resistor $R_{L}$, and (iii) the do output voltage $V_{C}$.

The average capacitor current is

$$
\begin{equation*}
\left\langle i_{C}\right\rangle=0=I_{L}-\frac{V_{C}}{R} \tag{3,25}
\end{equation*}
$$

This equation describes the de currents flowing into the node connected to the capacitor. The de component of inductor curent, $I_{u}$, flows into this node. The de load current $V_{C} / R$ (i.e., the curtent flowing through the load resistor $R$ ) fiows out of this node. An equivalent circuit that models Eqs. (3.24) and $(3.25)$ is given in Fig. 3.17. This circuit can be solved to determine the de output voltage $V_{C}$.

What happened to the dc transformer in Fig. 3.17? We expect the buck converter model to contain a de transformer, with turns ratio equal to the de conversion ratio, or 1:D. According to Fig. 3.2, the secondary of this transformer is equivalent to a dependent voltage source, of value $D V_{x}$. Such a source does indecd appear in Fig. 3.17. But where is the primary? From Fig. 3.2, we expect the primary of the de transformer to be cquivaleat to a dependent curment source. In general, to derive this source, it is neeessary to find the de component of the converter input current $i_{s}(t)$.

The converter input current waveform $i_{s}(t)$ is sketched in Fig. 3.18. When the switch is in position $I, i_{k}(t)$ is equal to the inductor current. Neglecting the inductor current ripple, we have $i_{g}(t) \approx i_{i}$. When the switch is in position $2, i_{s}(t)$ is zero. The de component, or average value, of $i_{g}(t)$ is

Fig. 3.17 Equivalent circuit derived from Eqs. (3.24) and (3.25).


Fig. 3.18 Converter inpul curtent waveform $i_{s}(i)$.


Fig. 3.19 Converter itiput port de equivalent circuit.


Fig. 3.20 The circuits of Figs. 3.17 and 3.19, drawn together.


Fis. 3.21 Equivalent circuit of the buck converter, including a $I: O$ de transformer and the inductor winding resistance $R_{l}$.


$$
\begin{equation*}
I_{s}=\frac{1}{T_{s}} \int_{0}^{T_{s}} i_{s}(t) d t=D I_{L} \tag{3.26}
\end{equation*}
$$

The integral of $i_{g}(t)$ is equal to the area under the $i_{k}(t)$ curve, or $D T I_{L}$ according to Fig. 3.18. The de component $I_{g}$ is therefore $\left(D T_{s} I_{Q}\right) T_{s}=D I_{L}$. Equation (3.26) states that $I_{q}$, the de component of cument drawn by the converter out of the $V_{g}$ source, is equal to $D I_{t}$. An equivalent circuit is given in Fig. 3.19.

A complete model for the buck converter can now be obtained by combining Figs. 3.17 and 3.19 to obtain Fig. 320. The dependent current and voitage sources can be combined into a de transformer, since the $D V_{g}$ dependent woltage source has value $D$ times the voltage $V_{s}$ across the dependent currem source, and the current source is the same constant $D$ times the current $I_{L}$ through the dependent voltage source. So, according to Fig. 3.2, the sources are equivalent to a de transformer with turns ratio $1: D$, as shown in Fig. 3.21.

In gencral, to obtain a complete de equivalent circuit that models the converter input port, it is necessary to write an equation for the dc component of the converter input current. An equivalent circuit
corresponding to this equation is then constructed. In the case of the buck converter, as well as in other converters having pulsating input cuments, this equivalent circuit contains a dependent current source which becomes the primary of a de transformer model. In the boost converter example of Section 3.3, it was unnecessary to explicitly write this equation, because the input current $i_{F}(t)$ coincided with the inductor current $i(t)$, and hence a complete equivalent citcuit could be derived using only the inductor voltage and capacitor current equations.

### 3.5 EXAMPLE: INCLUSION OF SEMICONDUCTOR CONDUCTION LOSSES IN THE BOOST CONVERTER MODEL

As a final example, let us consider modeling semiconductor conduction losses in the boost converter of Fig. 3.22. Another major source of power loss is the conduction loss due to semiconductor device forward vollage drops. The forward volage of a metal oxide semiconductor field-effect fransistor (MOSFET) or bipolar junction transistor (BJT) can be modeled with reasonable accuracy as an on-resistance $R_{\text {om }}$. In the case of a diode, insulated-gate bipolar transistor (TGBT), or thyristor, a voltage source plus an on-resistance yields a model of good accuracy; the on-resistance may be omitted if the converter is being modeled at a single operating point.

When the gate drive signal is high, the MOSFET tums on and the diode is reverse-biased. The circuit then reduces to Fig. 3.23(a). In the conducting state, the MOSFET is modeled by the on-resistance $R_{\text {om }}$. The inductor winting resistance is again represented as in Fig. 3.5. The inductor voltage and capacitor current are given by

$$
\begin{align*}
& v_{l}(t)=V_{z}-I R_{L}-i R_{m p}=V_{y}-I R_{L}-I R_{o r r} \\
& i_{C}(t)=-\frac{v}{R}=-\frac{V}{R} \tag{3.27}
\end{align*}
$$

The inductor current and capacitor voltage have again been approximated by their de components.
When the gate drive signal is low, the MOSFET turns off. The diode becomes forward-biased by the inductor curent, and the circuit reduces to Fig. 3.23 (b). In the conducting state, the diode is modeled in this example by voltage source $V_{D}$ and resistance $R_{D}$. The inductor winding resistance is again modeled by rcsistance $R_{L}$. The inductor voltage and capacitor current for this subinterval are

$$
\begin{align*}
& V_{L}(t)=V_{a}-i R_{L}-V_{D}-i R_{D}-v \approx V_{z}-i R_{f}-V_{b}-I R_{D}-V \\
& i_{C}(t)=i-\frac{v}{R}=I-\frac{V}{R} \tag{3.28}
\end{align*}
$$

The inductor voltage and capacitor curtent waveforms arc sketched in Fig. 3.24.


Fig. 3.22 Boost converter example.
(a)

(b)


Fig. 3.23 Boost converter circuits: (a) when MOSFET conducts, (b) when diode conducts.
The de component of the inductor voltage is given by

$$
\begin{equation*}
\left\langle v_{\mathrm{L}}\right\rangle=D\left(V_{s}-I R_{L}-i R_{p u}\right)+D^{\prime}\left(V_{s}-I R_{t}-V_{b}-I R_{p}-V\right)=0 \tag{3,29}
\end{equation*}
$$

By collecting terms and noting that $D+D^{\prime}=1$, one obtains

$$
\begin{equation*}
V_{k}-I R_{L}-I D R_{c m}-D V_{D}-I D R_{D}-D V=0 \tag{3.30}
\end{equation*}
$$

This equation describes the de components of the voltages around a loop containing the inductor, with loop current equal to the de inductor current $/$. An equivalent circuit is given in Fig. 3.25 .

Fig. 3.24 Inductor voltage $v_{t}(t)$ and capacitor current $i_{c}(t)$ waveforms, for the converter of Fig. 3.22.


Fig. 3.25 Equivalent circuit corresponding to Eq. (3.30).


Fig. 3.26 Equivalent circuit correspending to Eq. (3.32).


The de component of the capacitor current is

$$
\begin{equation*}
\langle\mathrm{C}\rangle=D\left(-\frac{V}{R}\right)+D\left(1-\frac{V}{R}\right)=0 \tag{0.31}
\end{equation*}
$$

Upon collecting terms, one obtains

$$
\begin{equation*}
D I-\frac{V}{R}=0 \tag{3.32}
\end{equation*}
$$

This equation describes the de components of the cutrents flowing into a node connected to the capacitor, with de capacitor voltage equal to V. An equivalent circnit is given in Fig. 3.26.

The two circuits are drawn together in 3.27 . The dependent sources are combined into an ideal $D^{\prime}: 1$ transformer in Fig. 3.28, yielding the complete de equivalent circuit model.

Solution of Fig. 3.28 for the output voltage $V$ yiclds

$$
\begin{equation*}
V=\left(\frac{1}{D}\right)\left(V_{g}-D^{v} V_{D}\right)\left(\frac{D^{2} R}{D^{2} R+R_{\mathrm{L}}+D R_{\mathrm{DR}}+D R_{D}}\right) \tag{3.33}
\end{equation*}
$$



Fig. 3.27 The circuits of Figs. 3.25 and 3.26, drawn together.


Fig. 3.28 Equivalent circuit model of the boost converter of Fig. 3.22, including ideal de transformer, inductor winding resistance, and MOSFET and diode conduction losses.

Dividing by $V_{k}$ gives the voltage conversion ratio:

$$
\begin{equation*}
\frac{V}{V_{s}}=\left(\frac{1}{D^{\prime}}\right)\left(1-\frac{D V_{g}}{V_{g}}\right)\left(\frac{1}{1+\frac{R_{L}+D R_{1, ~}+D^{\prime} R_{D}}{D^{12} R^{2}}-2}\right) \tag{3.34}
\end{equation*}
$$

It can be seen that the effect of the foss elements $V_{D}, R_{b}, R_{s, n}$, and $R_{D}$ is to decrease the voltage conversion ratio below the ideal walue ( $1 / D^{\prime}$ ).

The etficiency is given by $\eta=P_{a d} / P_{i n}$. From Fig. 3.28, $P_{i n}=V_{s} I$ and $P_{\text {out }}=$ VDII. Hence,

$$
\begin{equation*}
\eta=D^{\prime} \frac{V}{V_{s}}=\frac{\left(1-\frac{D^{\prime} V_{u}}{V_{s}}\right)}{\left(1+\frac{R_{L}+D R_{t u n}+D^{\prime} R_{\mathrm{D}}}{D^{12} R}\right)} \tag{3.35}
\end{equation*}
$$

For high efficiency, we require

$$
\begin{align*}
& V_{s} D>V_{D}  \tag{0.36}\\
& D^{ \pm} R>R_{\mathrm{t}}+D R_{m+1}+D R_{D}
\end{align*}
$$

It may scem strange that the equivalent circuit model of Fig. 3.28 contains effective resistances $D R_{\text {eit }}$ and $D^{\prime} R_{b}$, whose values vary with duty cycle. The reason for this dependence is that the semiconductor onresistances are conncted in the circuit only when their respective semiconductor devices conduct. For example, at $D=0$, the MOSFET never conducts, and the effective resistance $D R_{o n}$ disappears from the model. These effective resistances correctly model the average power losses in the elements. For instance, the equivalent circuit predicts that the power loss in the MOSFET on-resistance is $I^{2} D R_{\text {on }}$. In the actual circuit, the MOSFET conduction loss is $I^{2} R_{\text {m }}$ while the MOSFET conducts, and zero while the MOSFET is off. Since the MOSFET conducts with duty cycle $D$, the average conduction loss is $D P^{2} R_{\text {on }}$. which coincides with the prediction of the model.

In general, to predict the power loss in a resistor $R$, we must calculate the root-mean-square current $I_{\text {ruw }}$ through the resistor, rather than the average current. The average power loss is then given by $I_{\text {rms }}{ }^{2} R$. Nonetheless, the average model of Fig. 3.28 correctly predicts average power loss, provided that the inductor cument ripple is small. For example, consider the MOSFET conduction loss in the buck converter. The actual transistor curtent wavetorm is sketched in Fig. 3.29 , for several values of inductor current ripple $\Delta i$. Case (a) corresponds to use of an infinite inductance $L$, leading to zero inductor curent ripple. As shown in Table 3.1, the MOSFET conduction loss is then given by $I_{\text {rem }}{ }^{2} R_{m, m}=D I^{2} R_{\text {th }}$, which

Fig. 3.29 Transistor current waveform, for various filter inductor values: (a) with a very large inductor, such that $\Delta i=0$; (b) with a typical inductor value, such that $\Delta i=0.1$; (c) with a small inductor valuc, chosen such that $\Delta i=I$.

agrees exactly with the prediction of the average model. Case (b) ts a typical choice of inductance $L$, leading to an inductor cument ripple of $\Delta i=0.1$. The exact MOSFET conduction loss, calculated using the rms value of MOSFET current, is then only $0.33 \%$ greater than the prediction of the average model. In the extreme case (c) where $\Delta i=I$, the actual conduction loss is $33 \%$ greater than that predicted by the average model. Thus, the do (average) model correctly predicts losses in the component nonidealities, even though rms currents are not calculated. The model is accurate provided that the inductor current ripple is small.
Table 3.1 Effect of inductor current ripple on MOSFET conduction loss

| inductor current ripple | MOSFET rms curtent | Average power loss in $R_{o n}$ |
| :---: | :---: | :---: |
| (a) $\Delta i=0$ | $I \sqrt{D}$ | $D I^{2} R_{o n}$ |
| (b) $\Delta i=0.1 i$ | $(1.00167) / \sqrt{D}$ | $(1.0033) D I^{2} R_{w n}$ |
| (c) $\Delta i=I$ | $(1.155) 1 / \sqrt{D}$ | $(1.333) D I^{2} R_{o n}$ |

### 3.6 SUMMARY OF KEY POINTS

1. The de transformer model represents the primary functions of any de-de converter: transformation of de voltage and current levels, ideally with $100 \%$ efficiency, and controi of the conversion ratio $M$ via the duty cycle $D$. This model can be easily manipulated and solved using lamiliar techniques of conventional circuit analysis.
2. The model can be refined to account tor loss elements such as inductor winding resistance and semiconductor on-resistances and forward voltage drops. The refined model predicts the voltages, currents, and efficiency of practical nonideal converters.
3. In general, the de equivalent circuit for a converter can be derived from the inductor volt-second balance and capacitor charge balance equations. Equivalent circuits are constructed whose loop and node equations coincide with the volt-second and charge balance equations. In converters having a pulsating input current, an additional equation is needed to model the converter input port; this equation may be obained by averaging the comerter input current.

## References

[1] R. D. Midolebrook, "A Continuous Model for the Tapped-Inductor Boost Converter," IEEE Power Electronics Specialints Conference, 1975 Record, pp. 63-79, June 1975.
[2] S. M. Cuk, "Modehing, Amalysis, and Design of Switchiny Converters," Ph.D. thesis, California Institute of 'Technology, November 1976.
[3] G. Wester and R. D. Mipdeebrook, "Low-Frequency Characterization of Switched De-De Converters," IEEE Transaction 5 on Aeroypace and Electronic Systems, Vol, AES-9, pp, 376-385, May 1973.
[4] R. D. Middebrook and S. M. Cuk, "Modeling and Analysis Methods for De-to-Dc Switching Converters," IEEE International Semiconductor Power Converter Conference, 1977 Record, pp. 90-ill.

## Probiems

3.1 In the buck-boost converter of Fig. 3.30, the inductor has winding resistance $R_{f}$, All other losses can be ignored.
(a) Derive an expression for the nonideal voltage conversion ratio $V / V_{k}$.
(b) Plot your result of part (a) over the range $0 \leq D \leq 1$, for $R_{t} / R=0,0.01$, and 0.05 .
(c) Derive an expression for the efficiency. Manipulate your expression into a form similar to Eq. (3.35)


Fig. 3.30 Nonideal buck-boost converter, Prablems 3.1 and 3.2 .
3.2 . The inductor in the buck-boost converter of Fig. 3.30 has wiuding resistance $R_{f^{+}}$All other losses can be ignored. Derive an equivalent circuit model for this converter: Your model should explicitly show the input port of the converter, and should contain two de transformers.
3.3 In the converter of Fig. 3.31, the inductor has winding resistance $R_{L}$. All other losses can be ignored. The switches operate synchronously: each is in position 1 for $0<t<D T_{s}$, and in position 2 for $D T_{s}<t<T_{s}$
(a) Derive an expression tor the nonideal voltage conversion ratio $V / V_{g}$.
(b) Plot your result of part (a) over the range $0 \leq D \leq 1$, for $R_{L} / R=0,0,01$, and 0.05 .
(c) Derive an expression for the efficiency. Manipulate your expression into a form similar to Eq. (3.35)


Fig. 3.31 Nonideal curent-fed bridge converter, Problems 3.3 and 3.4.
3.4 The inductor in the converter of Fig. 3.31 has winding resistance $R_{L}$. All other losses can be ignored. Derive an equivalent circuit model for this converter.


Fig. 3.32 Nonideal buck converter, Problent 3.5.
3.5 In the buck converter of Fig. 3.32, the MOSFET has on-resistance $R_{o n}$ and the diode forward voltage drop can be modeled by a constant woltage source $V_{g}$. All other losses can be neglected.
(a) Derive a complete equivalent circuit model for this converter.
(b) Solve your model to find the output voltage $V$.
(c) Derive an expression for the efficiency. Manipulate your expression into a form similar to Eq. (3.35)

To reduce the swirching harmonics present in the input cutrent of a certain buck converter, an input filter is added as shown in Fig. 3.33. Inductors $L_{1}$ and $L_{2}$ contain winding resistances $R_{L .1}$ and $R_{i 2}$, respectively. The MOSFET has ontresistance $R_{\text {ow }}$, and the diode forward voltage drop can be modeled by a constant voltage $V_{D}$ plus a resistor $R_{D}$. All other losses can be ignored.


Fig. 3.33 Buck converter with input filer, Problem 3.6.
(a) Derive a complete equivalent circuit model for this circuit.
(b) Solve your model to find the de output voltage $V$.
(c) Derive an expression for the efficiency. Manipulate your expression into a torm similar to Eq(3.35).
3.7 A 1.5 V battery is to be used to power a $5 \mathrm{~V}, \mathrm{I}$ A load. It has been decided to use a buck-boust conventer in this application. A suitable transistor is found with an on-resistance of 35 mQ , and a Schotky diode is found with a forward drop of 0.5 V . The on-resistance of the Schotky diode may be ignored. The power stage schematic is shown in Fig. 3.34.


Fig. 3.34 Nonideal buck-boost converter powering a 5 V load from a 1.5 V battery, Problem 3.7
(a) Derive an equivalent circuit that models the de properties of this converter. Include the transistor and diode conduction losses, as well as the inductor copper loss. but ignore all other sources of Joss. Your model should contectly deseribe the converter de input port
(b) It is desired that the converter operate with at least $70 \%$ efficiency under nominal conditions (i.e., when the input voltage is 1.5 V and the output is 5 V at 1 A ). How large can the inductor winding resistance be? At whal duty cycle will the converter then operate? Note: there is an easy way and a not-50-casy way to analytically solve this part.
(c) For your design of part (b), compute the power loss in each element.
(d) Plot the converter output woltage and efficiency over the range $0 \leq D \leq 1$, using the value of inductor winding resistance which you selected in part (b).
(e) Discuss your plot of part (d). Does it behave as you expect? Explaith.

For Problems 3.8 and 39 , a transistor having an on-resistance of $0.5 \Omega$ is used. To simplify the problems, you may meglect ahl Josses other than the transistor conduction loss. You may also neglect the dependence of MOSFET on-resistance on rated blocking woitage. These simplifying assumptions reduce the differences between converters, but do not change the conclusions regarding which converter performs best in the given situations.
3.8 It is desired to interface a 500 V de source to a $400 \mathrm{~V}, 10 \mathrm{~A}$ lond using a de-de converter. Two possible approaches, using buck and buck-boost converters, are illustrated in Fig. 3.35. Use the assumptions described above to:
(a) Derive equivalent circuit models for both converters, which model the converter input and output ports as well as the transistor conduction loss.
(b) Determine the duty cycles that cause the convetters to operate with the specified conditions.
(c) Compare the transistor conduction losses and efficiencies of the two approaches, and conclude which converter is better suited to the specified application.


Fig. 3.35 Problem 3.8: interfacing a 500 V source to a 400 V load, using (a) a buck converter, (b) a buck-boost converter.

It is desited to interface a 300 V battery to a $400 \mathrm{~V}, 10 \mathrm{~A}$ toad using a dc-dc converter. Two possible approaches, using boost and buck-boost converters, are iltustrated in Fig. 3.36. Using the assumptions described above (betore Problem 3.8), determine the efficiency and power loss of each approach. Which converter is better for this application?


Fig. 336 Problem 3.9: interfacing a 300 V battery to a 400 V load, using: (a) a boost converter, (b) a buck-boost converter.
3.10 A buck converter is operated from the rectified 230 V ac mains, such that the converter de input woltage is

$$
V_{\mathrm{g}}=325 \mathrm{~V} \pm 20 \%
$$

A control circuit automatically adjusts the conventer duty cycle $D$, to maintain a constant de output volt age of $V=240 \mathrm{~V}$ dc. The dc load current / can vary over a 10:1 range:

$$
10 \mathrm{~A} \leq I \leq 1 \mathrm{~A}
$$

The MOSFET has an on-resistance of $0.8 \Omega$. The diode conduction loss can be modeled by a 0.7 V source in series with a $0.2 \Omega$ resistor. All other losses can be neglected.
(a) Derive an equivalent circuit that models the converter input and oulput ports, as well as the loss elements described above.
(b) Given the range of variation of $V_{a}$ and I described above, ovcr what range will the dury cycle vary?
(c) At what operating point (i.e., at what value of $V_{g}$ and $I$ ) is the converter power loss the largest? What is the value of the efficiency at this operating point?
3.11 In the Cuk converter of Fig. 3.37, the MOSFET has on-resistance $R_{u n}$ and the diode has a constant forward woltage drop $V_{n}$. All other losses can be neglected.


Fig. 3.37 Cuk converter, Problem 3.11.
(a) Derive an equivalent circuit model for this converter. Suggestion: if you don't know how to handie some of the terms in your dc equations, then temporarily leave them as dependent sources. A more physical representation of these terms may become apparent once do tuansformers are incorporated into the model.
(b) Derive analytical expressions for the converter output woltage and for the efficiency.
(c) For $V_{D}=0$, poot $V / V_{t}$ vs. $D$ over the range $0 \leq D \leq 1$, for ( $i$ ) $R_{\text {on }} / R=0.01$, and (i) $R_{o p} / R=0.05$.
(d) For $V_{D}=0$, plot the conventer efficiency over the range $0 \leq D \leq 1$, for (i) $R_{\text {ort }} / R=0.01$, and (ii) $R_{\mathrm{vn}} / R=0.05$.

## 4

## Switch Realization

We have seen in previous chapters that the switching elements of the buck, boost, and several other de-dc converters can be implentented using a transistor and diode. One might wonder why this is so, and how to realize semiconductor switches in general. These are wonthwhile questions to ask, and switch implementation can depend on the power processing function being performed. The switches of inverters and cycloconverters require more complicated implementations than those of dc-dc converters. Also, the way in which a semiconductor swith is implemented can alter the behavior of a converter in ways not predicted by the ideal-switch analysis of the previous chapters-an example is the discontinnous conduction mode treated in the next chapter. The realization of switches using transistors and diodes is the subject of this chapter.

Semiconductor power devices behave as single-pole single-throw (SPST) switches, represented ideally in Fig. 4.1. So, although we often draw converter schematics using ideal simgle-pole double-throw (SPDT) switches as in Fig. 4.2(a), the schematic of Fig, 4.2(b) containing SPST switches is more realistic. The realization of a SPDT switch using two SPST switches is not as trivial as it might at first seem, because Fig. 4.2(a) and 4.2(b) are not exactly equivalent. It is possible for both SPST switches to be simultaneously in the on state or in the off state, leading to behavior not predicted by the SPDT switch of Fig. 4.2(a). In addition, it is possible for the switch state to depend on the applied voltage or current waveforms - a familiar example is the diode. Indeed, it is common for these phenomena to occur in converters operaling at light


Fig. 4.1 SPST switch. with defined voltage and current polarities. load, or occasionally at heavy load, leading to the discontinuous conduction mode previously mentioned. The converter properties are then significantly modified.

How an ideal switch can be realized using semiconductor devices depends on the polarity of the volage that the devices must block in the off state, and on the polarity of the current that the devices

Fig. 4.2 Buck converter: (a) containing SPDT switch, (b) containing two SPST switches.

(b)

must conduct in the on state. For example, in the dc-de buck converter of Fig. 4.2(b), switch A must block positive voltage $V_{g}$ when in the off state, and must conduct positive current $i_{L}$ when in the on state. If, for all intended converter operating points, the current and blocking voltage lie in a single quadrant of the plane as illustrated in Fig. 4.3, then the switch can be implemented in a simple manner using a transistor or a diode. Use of single-quadrant switches is common in de-de converters. Their operation is discussed briefly here.

It inverter circrits, two-quadrant switches are required. The output current is ac, and hence is sometimes positive and sometimes negative. If this curtent flows through the switch, then its current is ac, and the semiconductor switch realization is more complicated. A two-quadrant SPST switch can be realized using a transistor and diode. The dual case also sometimes occurs, in which the switch cument is always positive, but the blocking voltage is ac. This type of two-quadrant switch can be constructed using a different artangenent of a transistor and diode. Cycloconverters generally require four-quadrant switches, which are capable of blocking ac voltages and conducting ac currents. Realizations of these elements are also discussed in this chapter.

Next, the synchronous rectifier is examined.


Fig. 4.3 A single-quadrant switch is capable of conducting cuments of a single polarity, and of blocking voltages of a single polarity. The reverse-conducting capability of the metal oxide semiconductor fieid-effect transistor (MOSFET) allows it to be used where a diode would normally be required. If the MOSFET on-resistance is sufficiently small, then its conduction loss is less than that oblained using a diode. Synchronous rectifiers are sometimes used in low-voltage high-current applications to obtain improved elficiency. Several basic references treating single-, two-, and four-quadrant
switches are listed at the end of this chapter [1-8].
Several power semiconductor devices are bricfly discussed in Section 4.2. Majority-carrier devices, including the MOSFET and Schottky diode, exhibit very fast switching times, and hence are preferred when the off state voltage levels are not too high. Minority-carrier devices, including the bipolar junction transistor (BJT), insulated-gate bipolar transistor (GBT), and thyristors Igate turn-off (GTO) and MOS-controlled thytistor (MCT)] exhibit high breakdown voltages with low forward voltage drops, at the expense of reduced swirching speed.

Having realized the switches using semiconductor devices, switching loss catn next be discussed. There are a number of mechanisms that cause energy to be lost during the switching ransitions [11]. When a transistor drives a clamped inductive load, it experiences high instantaneous power loss during the switching transitions. Diode stored charge further increases this loss, during the transistor tum-on transition. Energy stored in certain parasitic capacitances and inductances is lost during switching. Parasitic ringing, which decays before the end of the switching period, also indicates the presence of switching loss. Switching loss increases directly with switching frequency, and imposes a maximum limit on the operating frequencies of practical converters.

### 4.1 SWITCH APPLICATIONS

### 4.1.1 Single-(Uuadrant Switches

The ideal SPST switch is illustrated in Fig. 4.1. The switch contains power terminals I and 0, with current and voltage polarities defined as shown. In the on state, the voltage $v$ is zero, while the current $l$ is zero in the off state. There is sometimes a third terminal $C$, where a control signal is applied. Distinguishing features of the SPST switch include the control method (active vs. passive) and the region of the $i-v$ plane in which they can operate.

A passive switch does not contain a control terminal $C$. The state of the switch is determined by the waveforms $i(t)$ and $u(t)$ applied to teminals 0 and 1 . The most common example is the diode, illustrated in Fig. 4.4. The ideal diode requires that $p(0) \leq 0$ and $i(t) \geq 0$. The diode is off $(i=0)$ when $v<0$, and is on $(v=0)$ when i> 0 . It can block negative voltage but not posilive voltage. A passive SPST switch can be realized using a diode provided that the intended operating points [i.e., the values of $v(t)$ and $i(t)$ when the switch is in the on and oft states] lie on the diode characteristic of Fig. 4.4(b).


Fig. 4.4 Diode symbol (a), and its ideal characteristic (b).

The conducting state of an active switch is determined by the signal applied to the control terminal $C$. The state does not directly depend on the waveforms $v(t)$ and $(t)$ applied to terminals 0 and 1 . The BJT, MOSFET, IGBT, GTO, and MCT are examples of active switches. Idealized chatactcristics $(t)$ vs. $v(t)$ for the BJT and IGBT are sketched in Fig. 4.5. When the control terminal causes the transistor to be in the off state, $i=0$ and the device is capable of blocking positive voltage: $v \geq 0$. When the control terminal causcs the transistor to be in the on state, $v=0$ and the device is capable of conducting positive curcent: $i \geq 0$. The reverse-conducing and

Fig. 4.5 Bipolar junction transistor (BJT) and insulated gate bipolar transistor (GGBT) symbols (a), and their dealized switch characteristics (b).


Fig, 4.6 Power MOSFET symbol (a), and its idealized switch characteristics (b).

reverse-blocking characteristics of the BJT and IGBT are poor or nonexistent, and have essentially no application in the power converter area. The power MOSFET (Fig. 4.6) has similar characteristics, except that it is able to conduct cunent in the reverse direction. With one notable exception (the synchronous rectifier discussed later), the MOSFET is normadly operated with $i \geq 0$, in the same manner as the BJT and IGBT. So an active SPST switch can be realized using a BJT, IGBT, or MOSFET, provided that the intended operating points lie on the transistor characteristic of Fig. 4.5 (b).

To determine how to implement an SPST switch using a transistor or diode, one compares the swich operating points with the $i-v$ characteristics of Figs. 4.4(b), 4.5(b), and 4.6(b). For example, when it is intended that the SPDT switch of Fig. 4.2(a) be in position 1, SPST switch A of Fig. 4.2(b) is closed, and SPST switch $B$ is opened. Switch $A$ then conducts the positive inductor current, $i_{A}=i_{L}$, and switch $B$ must block negative voltage, $v_{B}=-V_{y^{-}}$. These switch operating points are illustrated in Fig. 4.7. Likewise, when it is intended that the SPDT switch of Fig. 4.2(a) be in position 2, then SPST switch $A$ is opened and switch $B$ is closed. Switch $B$ then conducts the positive inductor current, $i_{B}=i_{b}$, while switch $A$ blocks positive voltage, $v_{n}=V_{3}$,

By comparison of the switch A operating points of Fig. 4.7(a) with Figs. 4.5(b) and 4.6(b), it can be seen that a transistor (BJT, IGBT, or MOSFET) could be used, since switch $A$ must block positive voltage and conduct posilive coment. Likewise, comparison of Fig. 4.7(b) with Fig. 4.4(b) reveals that switch $B$ can be implemented using a diode, since switch $P$ must block negative voltage and conducl positive current. Hence a valid switch realization is given in Fig. 4.8.


Fig. 4.7 Operating points of switch $A$, (a), and switch $B_{1}$ (b), in the buck converter of Fig $4.2(\mathrm{~b})$.

Figure 4.8 is an example of a single-quadrant switch realization: the devices are capable of conducting current of only one polarity, and blocking voltage of only one polarity. When the controller tums the transistor on, the diode becones reverse-biased since $v_{B}=-V_{g}$. It is required that $V_{g}$ be positive; otherwise, the diode will be forward-based. The Iransistor conducts carent $i_{i}$. This curent should also be positive, so that the transistor conducts in the forward direction.

When the controller lums the transistor off, the diode must turn on so that the inductor current can continue to flow. Turning the transistor off causes the inductor current $i_{i}(t)$ to decrease. Since $v_{L}(t)=L d L_{L}(t) / d t$, the inductor voltage becomes sufficiently negative to forward-bias the diode, and the diode tums on. Diodes that operate in this manter are sometimes called freewheefing diodes. It is required that $i_{L}$ be positive; otherwise, the diode cannot be forward-biased since $i_{B}=i_{L}$. The transistor blocks voltage $V_{g}$; this voltage should be positive to avoid operating the transistor in the reverse blocking mode.


Fig. 4.8 Implementation of the SPSI switches of Fig. 4.2(b) using a transistor and diode.

### 4.1.2 Current-Bidirectional Two-Quadrant Switches

In any number of applications such as de-ac inverters and servo amplifiers, it is required that the switching clements conduct curents of both polarities, but block only positive voltages. A current-bidirectional two-quadrant SPST switch of this type can be realized using a transistor and diode, connected in an antiparallel manner as in Fig. 4.9.

The MOSFET of Fig. 4.6 is also a rwo-quadrant switch. However, it should be noted here that

practical power MOSFETs inherently contain a built-in diode, often called the body diode, as illustrated in Fig. 4.10. The switching speed of the body diode is much slower than that of the MOSFET. If the body diode is allowed to conduct, then high peak cuments can oceur during the diode turn-off transition. Most MOSFETs are not rated to handle these cuments, and device failore can occur. To avoid this situation, external series and antiparallel diodes can be added as in Fig. 4.10(b). Power MOSFETs can be specifically designed to have a fast-recovery body diode, and to operate reliably when the body diode is allowed to conduct the rated MOSFET cutrent. However, the switching speed of such body diodes is still somewhat slow, and significant switching loss due to diode stored charge (discussed later in this chapter) can occur.

A SPDT current-bidirectional two-quadrant switch can again be derived using two SPST switches as in Fig. 4.2(b). An example is given in Fig. 4.11. This converter operates from positive and negative de supplies, and can produce an ac outpul voltage $b(f)$ having either polanity. Transistor $Q_{2}$ is driven with the complement of the $Q_{1}$ drive signal, so that $Q_{1}$ conducts during the first subinterval $0<t<D T_{s}$, and $Q_{2}$ conducts during the second subinterval $D T_{s}<t<T_{s}$.

It can be seen from Fig. 4. 11 that the switches musi block voltage $2 V_{g}$. It is required that $V_{g}$ be positive; otherwise, diodes $D_{1}$ and $D_{2}$ will conduct simultaneously, shorting out the source.

It can be shown via inductor volt-second balance that

$$
\begin{equation*}
v_{0}=\{2 D-1) V_{b} \tag{4.1}
\end{equation*}
$$

This equation is plotted in Fig. 4.12. The converter output voltage $v_{0}$ is positive for $D>0.5$, and negative for $D<0.5$. By sinusoidal variation of the duty cycle,

Fig. 4.11 Invelter circuit using two-quadrant switches.


$$
\begin{equation*}
D(t)=0.5+D_{m i} \sin (\mathrm{or}) \tag{4.2}
\end{equation*}
$$

with $D_{m}$ being a constant less that 0.5 , the output voltage becomes sinusoidal. Hence this converter couid be used as a dc-ac irverter.

The toad curent is given by $v_{0} / R$; in equilibrium, this current coincides with the inductor current $i_{L}$,

$$
\begin{equation*}
i_{l}=\frac{v_{d}}{R}=\{2 D-1\}-\frac{v_{v}}{R} \tag{4.3}
\end{equation*}
$$

The switches must conduct this curent. So the switch current is also positive when $D>0.5$, and negative when $D<0.5$. With high-frequency duty cycle variations, the $L-C$ filter may introduce a phasc lag into the inductor current waveform, but it is nonetheless true that switch currents of both polarities occur. So the switch must operate in two quadrants of the plane, as illustrated in Fig. 4.13. When $i_{L}$ is positive. $Q_{1}$ and $D_{2}$ alternately conduct. When $i_{L}$ is negative, $Q_{2}$ and $D_{1}$ alternately conduct.

A well-known dc-3øac inverter circuit, the woltage-source inverter (VSI), operates in a similar manner. As illustrated in Fig. 4.14, the VSI contains three two-quadrant SPDT switches, one per phase. 'These switches block the de input voltage $V$, , and must conduct the oulput ac phase currents $i_{i c}, i_{b}$, and $i_{c}$,

Fig. 4.12 Output voltage vs. duty cycle, for the inverter of Fig. 4.11. This converter caru produce both positive and negative outpul voltuges.


Fig. 4.13 The switches in the inverter of Fig. 4.11 must be capable of conducting both positive and negative current, but need block only positive voltage.



Fig. 4.14 The de-3gac voltage-souree inverter requires two-quadrant swiches.
respectively.
Another current-bidirectional two-quadrant switch example is the bidirectional battery charger/discharger illustrated in Fig. 4.15. This converter can be used, for example, to interface a battery to the main power bus of a spacecraft. Both the dc bus voltage $v_{\text {brrs }}$ and the battery voltage $v_{\text {barf }}$ are always positive. The semiconductor switch elements block positive voltage $v_{\text {bus: }}$. When the battery is being charged, $i_{L}$ is positive, and $Q_{1}$ and $D_{2}$ alternately conduct current. When the battery is being discharged, $i_{L}$ is negative, and $Q_{2}$ and $D_{1}$ alternately conduct. Although this is a de-de converter, it requires twoquadrant switches because the power can flow in either direction.


Fig. 4.15 Bidirectional battery charger/discharger, hased on the dc-dc buck converter.

Fig. 4.16 Voltage-bidirectional two-quadrant switch properties,

Fig. 4.17 A voltage-bidjrectional two-quadrant SPST switch: (a) implementation using a Iransistor and series diode, (b) idealized switch characteristics.


### 4.1.3 Voltage-Bidirectional Two-Quadrant Switches

Another type of two-quadrant switch, having the voltage-bidirectional propeties illustrated in Fig. 4.16, is sometimes required. In applications where the switches must block both positive and negative voltages, but conduct only positive cunent, an SPST swith can be constructed using a series-connected transistor and diode as in Fig. 4.17. When it is intended that the switch be in the off state, the controller turns the transistor off. The diode then blocks negative voltage, and the transistor blocks positive voltage. The series connection can block negative voltages up to the diode voltage rating, and positive voltages up to the transistor voltage rating. The silicon-controlled rectifier is another example of a voltage-bidirectional two-quadrant switch.

A converter that requires this type of two-quadrant switch is the de-3øac buck-boost inverter shown in Fig. 4.18 [4]. If the converter functions in inverter mode, so that the inductor current $i_{L}(t)$ is always positive, then all switches conduct only positive current. But the switches must block the output ac linc-to-line voltages, which are sometimes positive and sometimes negative. Hence voltage-bidirectional two-quadrant switches are required.


Fig. 4.18 Dc-3pac buck-boost inverter.

### 4.1.4 Four-Quadrant Switches

The most general type of switch is the four-quadrant switch, capable of conducting currents of either polarity and blocking voltages of either polarity, as in Fig. 4.19. There are sevcral ways of constructing a four-quadrant switch. As illustrated in Fig. 4.20(b), two curtent-bidirectional twoquadrant switches described in Section 4.1 .2 can be connected back-to-back. The transistors are driven on and off simultaneously. A nother approach is the amtiparallel connection of two voltage-bidirectional two-quadrant switches described in Section 4.1.3, as in Fig. 4.20(a). A third approach, using only one transistor but additional diodes, is given in Fig. 4.20(c).

Cycloconverters are a class of conventers requiring four-quadrant switches. For example, a 3 3 ac-to- 3 bac matrix converter is illustrated in Fig. 4.21. Each of the rine SPST switches is realized using one of the semiconductor networks of Fig. 4.20. With proper control of the switches, this con-


Fig. 4.19 A four-quadrant switch can conduct either polarity of current, and can block either polarity of woitage. verter can produce a three-phase output of variable fre-

(a)

Fig. 4.20 Three ways of implemencing a four-quadrant SPST switch.


Fig. 4.21 A 3øac-3øac matrix converter, which requites nime SPST four-quadrant swiches.
quency and voltage, from a given three-phase ac input. Note that there are no de signals in this converter: all of the input and output voltages and cuments are ac, and hence four-quadrant switches are necessary.

### 4.1.5 Synchronous Rectifiers

The ability of the MOSFET channel to conduct curtent in the reverse direction makes it possible to employ a MOSFET where a diode would oherwise be required. When the MOSFET is connected as in Fig. 4.22 (a) [note that the source and drain connections are reversed from the connections of Fig. 4.6(a)], the characteristics of Fig. 4.22(b) are obtained. The device can now block negative voltage and conduct positive current, with properties similar to those of the diode in Fig. 4.4. The MOSFET must be controlled such that it operates in the on state when the diode would nomally conduct, and in the off state when the diode would be reverse-biased.

Thus, we could replace the diode in the buck conventer of Fig. 4.8 with a MOSFE', as in Fig. 4.23. The BIT has also been replaced with a MOSFET in the figure MOSFET $Q_{2}$ is driven with the complement of the $Q_{1}$ control signal.

The trend in computer power supplies is reduction of output voltage levels, from 5 V to 3.3 V and lower. As the output woltage is reduced, the diode conduction loss increases; in consequence, the diode conduction loss is easily the largest source of power loss in a 3.3 V power supply. Unforfunately, the diode junction contact potential limits what can be done to reduce the forward voltage drop of diodes. Schotky diodes having reduced junction potential can be employed; nonetheless, low-voltage power

Fig. 4.22 Power MOSFET connected as a synchronous rectifier, (a), and its idealized switch characteristics, (b)

(b)



Fig. 4.23 Buck converter, implemented using a synchronous rectifier.
supplies containing diodes that conduct the output curent must have low efficiency.
A solution is to replace the diodes with MOSFETs operated as synchronous rectifiers. The conduction loss of a MOSFET having on-resistance $R_{o n}$ and operated with tms current is $I_{r n, m}$, is $I_{p m s}{ }^{2} R_{o n}$. The on-resistance can be decreased by use of a larger MOSFET. So the conduction loss can be reduced as low as desired, if one is willing to pay for a sufliciently large device. Synchronous rectifiers find widespread use in low-voltage power supplies.

### 4.2 A BRIEF SURVEY OF POWER SEMICONDUCTOR DEVICES

The most fundamental challenge in power semiconductor design is obtaining a high breakdown voltage, while maintaining low forward voltage drop and on-resistance. A closely related issue is the longer switching times of high-voltage low-on-resistance devices. The tradeoff between breakdown voltage, on-resistance, and switching times is a key distinguishing feature of the various power devices.

The breakdown voltage of a reverse-biased $p-n$ junction and its associated depletion region is a function of doping level: obtaining a high breakdown voltage requires low doping concentration, and hence high resistivity, in the material on at least one side of the junction. This high-resistivity region is usually the dominant contributor to the on-resistance of the device, and hence high-voltage devices must have higher on-resistance than low-volage devices. In majonity carrier devices, including the MOSFET and Schouky diode, this accounts for the first-order dependence of on-resistance on rated voltage. However, minority carrier devices, including the diffused-junction $p-n$ diode, the bipolar junction transistor (BJT), the insulated-gate bipolar transistor (IGBT), and the thyristor family (SCR, GTO, MCT), cxhibit another phenomenon known as conductivity modulation. When a minority-carnice device operates in the on state, minority carriers are infected into the lightly doped high-resistivity region by the forward-biased $p-n$ junction. The resulting high concentration of minority carriers effectively reduces the apparent resistivity of the region, reducing the on-resistance of the device. Hence, minority-carrier devices exhibit lower on-resistances than conparable majority-carrier devices.

However, the advantage of decreased on-resistance in minority-carter devices comes with the disadvantage of decreased switching speed. The conducting state of any semiconductor device is controlled by the presence or absence of key charge quantities within the device, and the turn-on and turn-off switching times are equal to the times required to insert or remove this controlling charge. Devices operating with conductivity modulation are controlled by their injected minority cartiers. The total amount of controlling minority charge in minority-carrier devices is much greater than the charge required to con* trol an equivalent majority-carrier device. Although the mechanisms for inserting and removing the controlling charge of the various devices can differ. it is nonetheless true that, because of their large amounts of minority charge, minority-carrier devices exhibit switching times that are significantly longer than those of majority-carrier devices. In consequence, majority-catrier devices find application at lower volt-
age levels and higher switching frequencies, while the teverse is true of minority-carrier devices.
Modem power devices are fabricated using up-to-date processing techniques. The resulting small feature size aliows construction of highly interdigitated devices, whose unwanted parasitic elements are less significant. The resulting devices are more rugged and well-behaved than their predecessors.

A detailed description of power semiconductor device physics and switching mechanisms is bcyond the scope of this book. Selected references on power semiconductor devices are listed in the reference section [9-19].

### 4.2.1 Power Diodes

As discussed above, the diffuscd-junction $p-n$ diode contains a lighty doped or intrinsic high-resislivity region, which allows a high breakdown voltage to be obtained. As illustrated in Fig. 4.24(a), this region comprises one side of the $p-n^{-}$junction (denoted $n^{-}$); under teverse-biased conditions, essentially all of the applied voltage appears across the depletion region inside the $n^{-}$region. On-state conditions are illustrated in Fig. 4.24(b). Holes are injected across the forward-biased junction, and become minorily carricrs in the n region. These minority cariers effectively reduce the apparent resistivity of the $n^{-}$region via conductivity modulation. Essentially all of the forward current $i(t)$ is comprised of holes that diffuse across the $p-n$ region, and then recombine with electrons from the $n$ region.

Typical switching waveforms are illustrated in Fig . 4.25. The familiar exponential $i-v$ character-

Fig. 4.24 Power diode: (a) under reverse-bias conditions. (b) under forward-bias conditions.
(a)

(b)


Fig. 4.25 Diode volage and current waveforms. Interval (1): off state. Interval (2): turn-on transition. interval (3): on state. Intervals (4) and (5): turn-off traustion. Interval (6): off state.

istic of the $p-n$ diode is an equilibrium relation. During transients, significant deviations from the exponential characteristic are observed; these deviations are associated with changes in the stored minority charge. As illustrated in Fig. 4.25, the diode operates in the off state during interval (1), with zero current and negative voltage. At the beginning of interval (2), the current increases to some positive value. This current charges the effective capacitance of the reverse-biased diode, supplying charge to the depletion region and increasing the voltage $v(t)$. Eventually, the voltage becomes positive, and the diode junction becomes forward-biased. The volage may rise to a peak value of several volts, or even several tens of voits, reflecting the somewhat large resistance of the lighty doped $n^{-}$region. The forward-biased $p-n^{-}$ junction continues to inject minority charge into the $n^{-}$region. As the total minority charge in the $n^{-}$ region increases, conductivity modulation of the $n^{-}$region causes its effective resistance to decrease, and hence the forward voltage drop $v(f)$ also decreases. Eventually, the diode reaches equilibrium, in which the minority cartier injection rate and recombination rate are equal. During interval (3), the diode operates in the on state, with forward voltage drop given by the diode static $i-v$ characteristic.

The turn-off transient is initiated at the beginning of interval (4). The diode remains forwardbiased while minority charge is present in the vicinity of the diode $p-n^{-}$junction. Reduction of the stored minority charge can be accomplished either by active means, va negative terminal current, or by passive means, via recombination. Normally, boh mechanisms occur sinultaneously. The charge $Q_{r}$ contained in the negative portion of the diode turn-off current waveform is called the recovered charge. The portion of $Q_{\mathrm{r}}$ occurting during interval (4) is actively-removed minority charge. At the end of interval (4), the stored minority charge in the vicinity of the $p-n^{-}$junction has been removed, such that the diode junction becomes reverse-biased and is able to block negative voltage. The depletion region effective capacitance is then charged during interval (5) to the negative off-state voitage. The portion of $Q_{r}$ occuning during interval (5) is charge supplied to the depletion region, as well as minority charge that is actively removed from remote areas of the diode. At the end of interval (5), the diode is able to block the entire applied reverse voltage. The length of intervals (4) and (5) is called the reverse recovery time $t_{r}$. During interval (6), the diode operates in the off state. The diode turn-off transition, and its influence on switching loss in a PWM converter, is discussed further in Section 4.3.2.

Table 4.1 Characteristics of several conmercial power rectifier diodes

| Part number | Rated moximum voltage | Rated average current | $V_{F}($ typical $)$ | $t_{r}$ (max) |
| :---: | :---: | :---: | :---: | :---: |
| Fast recovery rectifiers |  |  |  |  |
| 1N3913 | 400 V | 30 A | 1.1 V | 400 ns |
| SD453N25S20PC | 2500 V | 400 A | 2.2 V | $3 \mu \mathrm{~s}$ |
| Ulica-East recovery rectifiers |  |  |  |  |
| MUR815 | 150 V | 8 A | 0.975 V | 35 ns |
| MURI560 | 600 V | 15 A | 1.2 V | 60 ns |
| RHRU100120 | 1200 V | 100 A | 2.6 V | 60 п¢ |
| Schottky rectifiers |  |  |  |  |
| MBR6030L | 30 V | 60 A | 0.48 V |  |
| 444 CNQ 045 | 45 V | 440 A | 0.69 V |  |
| $30 \mathrm{CPQ150}$ | 150 V | 30 A | 1.19 V |  |

Diodes are rated according to the length of their reverse recovery time $t_{r}$. Standard recovery rectifiers are intended for 50 Hz or 60 Hz operation; reverse recovery times of these devices are usually not specified. Fast recovery rectifiers and ultrafast recovery rectifiers are intended for use in converter applications. The reverse recovery time $t_{r}$, and sometimes also the recovered charge $Q_{r}$, are specified by manufacturers of these devices. Ratings of several commercial devices are listed in Table 4.1.

Schotthy diodes are essentially majority-carrier devices whose operation is based on the rectifying characteristic of a metal-semiconductor junction. These devices exhibit negligible minority stored charge, and their switching behavior can be adequately modeled simply by their depletion-region capacitance and equilibrium exponential $i-v$ characteristic. Hence, an advantage of the Schotky diode is its fast switching speed. An even more important advantage of Schotiky diodes is their low forward voltage drops, especially in devices rated 45 V or less. Schotky diodes are restricted to low breakdown woltages; very few commercial devices are rated to block 100 V or more. Their off-state reverse cunents are considerably higher than those of $p-n$ junction diodes. Characteristics of several commercial Schotky rectifiers are also listed in Table 4.1.

Another important characreristic of a power semiconductor device is whether its on-resistance and forward voltage drop exhibit a positive temperature coefficient. Such devices, including the MOSFET and IGBT, are advantagcous because multipie chips can be easily paralleled, to obtain high-current modules. These devices also tend to be more rugged and less susceptible to hot-spot formation and sec-ond-breakdown problems. Diodes cannot be easily connected in parallel, because of their negative temperalure coefficients: an imbalance in device characteristics may cause one diode to conduct more current than the others. This diode becomes hoter, which causes it to conduct even more of the total current. In consequence, the current does not divide evenly between the paralleied devices, and the current rating of one of the devices may be exceeded. Since BJTs and thyristors are controlled by a diode junction, these devices also cxhibit negative temperature coeflicients and have similar problems when operated in parallel. Of course, it is possible to parallel any type of semiconductor device; however, use of matched devices, a common thermal substrate, and/or external circuitry may be required to cause the onstate currents of the devices to be equal.

Fig. 4.26 Cross-section of DMOS $n$-channel power MOSFET strucure. Crosshatched regions are metallized contacts. Shaded regions are insorJating silicon dioxide layers.

$n^{-}$


### 4.2.2 Metal Oxide Semiconductor Field-Effect Transistor (MOSFET)

The power MOSFET is a modern power semiconductor device having gate lengths close to one micron. The power device is comprised of many small parallel-connected enhancement-mode MOSFET cells, which cover the surface of the silicon dic. A cross-section of one cell is illustrated in Fig. 4.26. Current flows vertically through the silicon wafer: the metallized drain connection is made on the bottom of the chip, while the metallized source connection and polysilicon gate are on the top surface. Under normal operating conditions, in which $v_{d s} \geq 0$, both the $p-n$ and $p-n^{-}$junctions are reverse-biased. Figure 4.27 (a) illustrates operation of the device in the off state. The applied drain-to-source voltage then appears across the depletion region of the $p-n^{-}$junction. The $n^{-}$region is lightly toped, such that the desired breakdown voltage rating is attained. Figure 4,27 (b) illustrates operation in the on state, with a sufficiently large positive gate-to-source voltage. A channel then forms at the surface of the $p$ region, undemeath the gate. The drain current flows through the $n^{-}$region, chanel, $n$ region, and out through the source contact. The onresistance of the device is the sum of the resistances of the $n^{-}$region, the channel, the source and drain contacts, etc. As the breakdown voltage is increased, the on-resistance becomes dominated by the resistance of the $n$ region. Since there are no minority carriers to canse conductivity modulation, the onresistance increases rapidly as the breakdown woltage is increased to several hundred volts and beyond.

The $p-n^{-}$junction is called the body diode; as illustrated in Fig. 4.27(c), this junction forms an effective diode in parallel with the MOSFET channel. The body diode can become forward-biased when the drain-to-source voltage $v_{d s}(d)$ is negative. This diode is capable of conducting the full rated cument of the MOSFET. However, most MOSFETs are not optimized with respect to the speed of their body diodes, and the large peak currents that flow during the reverse recovery transition of the body diode can cause device faidure. Several manufacurers produce MOSFETs that contain fast recovery body diodes; these devices are rated to withstand the peak currents during the body diode reverse recovery transilion.

Typical n-channel MOSFET static switch characteristics are illustrated in Fig. 4.28. The drain current is plotted as a function of the gate-to-source volage, for various values of drain-to-source voltage. When the gate-to-source voltage is less than the threshold voltage $V_{i n}$, the device operates in the off state. A typical value of $V_{\text {th }}$ is 3 V . When the gate-to-source voltage is greater than 6 or 7 V , the device operates in the on state; typically, the gate is driven to 12 or 15 V to ensure minimization of the forward voltage drop. In the on state, the drain-to-source voltage $V_{D S}$ is roughly proportional to the drain curtent

Fig. 4.27 Operation of the power MOSFET: (a) in the off state, $v_{d s}$ appears across the depletion region in the $n^{-}$region; (b) curfent flow through the conducting channel in the on state; (c) body diode due to the $p-n^{-}$junction.

$I_{D}$. The MOSFET is able to conduct peak currents well in excess of its avcrage current rating, and the nature of the static charactenistics is unchanged at high current levels. Logic-level power MOSFETs are also available, which operate in the on state with a gate-to-source voltage of 5 V . A few $p$-chamel devices can be obtained, but their properties ate inferior to those of equivalent n-channel devices.

The on-resistance and forward voltage drop of the MOSFET have a positive temperature coefficient. This property makes it relatively easy to parallel devices. High current MOSFET modules are available, containing several parallel-connect chips.

The major capacitances of the MOSFET atc illustrated in Fig. 4.29. This model is sufficient for

Fig. 4.28 Typical static characteristics of a power MOSFET. Drain curent $l_{D}$ is ploted is. gate-to-source voltage $V_{C s}$, for various values of drain-to-source voltage $V_{D S}$.

qualitative understanding of the MOSFET switching behavior; more accurate models account for the parasitic junction field-effect transistor inherent in the DMOS geometry. Switching times of the MOSFET are determined essentially by the times requred for the gate driver to charge these capacitances. Since the drain curtent is a function of the gate-to-source voltage, the rate at which the drain current changes is dependent on the rate at which the gate-to-source capacitance is charged by the gate dirive circuit. Likewise, the rate at which the drain voltage changes is a function of the rate at which the gate-todrain capacitance is charged. The drain-to-source capacitance leads directly to switching loss in PWM converters, since the energy stored in this capacitance is lost during the transistor turn-on transition. Switching loss is discussed in Section 4.3.

The gate-to-source capacitance is essentially linear. However, the drain-to-source and gate-todrain capacitances are strongly monlinear: these incremental capacitances vary as the inverse square root of the applied capacitor voltage. For example, the dependence of the incremental drain-to-source capacitance can be written in the form

$$
\begin{equation*}
C_{d s}\left(v_{d j}\right)=\frac{C_{0}}{\sqrt{1+\frac{v_{d s}}{V_{0}}}} \tag{4,4}
\end{equation*}
$$

where $C_{0}$ and $V_{0}$ are constants that depend on the construction of the device. These capacitances can easily vary by several orders of magnitude as $v_{d s}$ varies over its normal operating range. For $v_{d s} \geqslant V_{0}$ Eq.


Table 4.2 Characteristics of several commercial n-channel power MOSFETs

| Part number | Rated maximum <br> voltage | Rated average <br> coment | $R_{o n}$ | $Q_{g}$ (typical) |
| :--- | :---: | :---: | :---: | :---: |
| JRFZ48 | 60 V | 50 A | $0.018 \Omega$ | 110 nC |
| IRF510 | 100 V | 5.6 A | $0.54 \Omega$ | 8.3 nC |
| IRF540 | 100 V | 28 A | $0.077 \Omega$ | 72 nC |
| APT10M25BNR | 100 V | 75 A | $0.025 \Omega$ | 171 nC |
| IRF740 | 400 V | 10 A | $0.55 \Omega$ | 63 nC |
| MTM15N40E | 400 V | 15 A | $0.3 \Omega$ | 110 nC |
| APT5025BN | 500 V | 23 A | $0.25 \Omega$ | 83 nC |
| APT1001RBNR | 1000 V | 11 A | $1.0 \Omega$ | 150 nC |

(4.4) can be approximated as

$$
\begin{equation*}
C_{d}\left(v_{d s}\right)=C_{0} \sqrt{\frac{V_{0}}{v_{d s}}}=\frac{C_{0}^{\prime}}{\sqrt{v_{d t}}} \tag{4.5}
\end{equation*}
$$

These expressions are used in Section 4.3 .3 to determine the switching loss due to energy stored in $C_{d s}$.
Characteristics of several commercially available power MOSFETs are listed in Table 4.2. The gate charge $Q_{g}$ is the charge that the gate drive circuit must supply to the MOSFET to raise the gate voltage from zero to some specified value (typically 10 V ), with a specified value of off state drain-to-source voltage (typically $80 \%$ of the rated $V_{D S}$ ). The total gate charge is the sum of the charges on the gate-todrain and the gate-to-source capacitance. The total gate charge is to sonte extent a measure of the size and switching speed of the MOSFET.

Unlike other power devices, MOSFETs are usually not selected on the basis of their rated average curent. Rather, on-resistance and its influence on conduction loss ate the limnting factors, and MOSFETs typically operate at average currents somewhat less than the rated value.

MOSFETs are usually the device of choice at voltages less than or equal to approximately 400 to 500 V . At these voltages, the forward voltage drop is competitive or superior to the forward voltage drops of minority-carrier devices, and the switching speed is significantly faster. Typical switching times are in the range $50 \mathrm{n} s$ to 200 ns . At voltages greater than 400 to 500 V , minority-carrier devices having lower forward voltage drops, such as the IGBT, are usually preferred. The only exception is in applications where the high switching speed overrides the increased cost of silicon required to obtain acceptably low conduction loss.

### 4.2.3 Bipular Junction Transistor (BJT)

A cross-section of an NPN power BJT is illustrated in Fig. 4.30. As with other power devices, current flows vertically through the silicon wafer, A lightly doped $n^{-}$region is inserted in the collector, to obtain the desired voltage breakdown rating. The transistor operates in the off state (cutoff) when the $p-n$ base-emitter junction and the $p-n^{-}$base-collector junction are reverse-biased; the applied collector-toemitter voltage then appears essentially across the depletion region of the $p-n^{-}$junction. The transistor operates in the on state (saturation) when both junctions are forward-biased; substantial minority charge is then present in the $p$ and $n^{-}$regions. This minorily charge causes the $n^{-}$region to exhibit a low on-

Fig. 4.30 Power BIT structure. Crosshatched regions are metallized contacts.

resistance via the conductivity modulation effect. Between the off state and the on state is the familiar active region, in which the $p-n$ basc-emitter junction is forward-biased and the $p-n^{-}$base-collector junction is reverse-biased. When the BJT operates in the active region, the collector current is proportional to the base region minority charge, which in turn is proportional (in equilibrium) to the base current. There is in addition a fourth region of operation known as quasi-saturation, cocurting between the active and saturation regions. Quasi-saturation occurs when the base current is insufficient to fully saturate the device; hence, the minority charge present in the $n^{-}$region is insufficient to fully reduce the $n^{-}$region resistance, and high transistor on-resistance is observed.

Consider the simple switching circuit of Fig. 4.31. Figure 4.32 contains waveforms illustrating the BJT tum-on and turn-off transitions. The transistor operates in the off state during interval (1), with the base-emitter junction reverse-biased by the source voltage $v_{s}(t)=-V_{s 1}$. The curn-on transition is initialed at the beginning of interval (2), when the source voltage changes to $v_{s}(t)=+V_{\alpha}$. Positive current is then supplied by source $v_{s}$ to the base of the BJT. This current first charges the capacitances of the depletion regions of the reverse-biased base-emitter and base-collector junctions. At the end of interval (2), the baseemitter voltage exceeds zero sufficiently for the base-emitter junction to becone forward-biased. The icngth of interval (2) is called the tum-on delay tinte. During interval (3), minority charge is injected across the base-emitter junction from the emitter into the base region; the collector current is proportional to this minority base charge. Hence during interval (3), the col-


Fig. 4.31 Circuit for BJT switching time example. lector current incrases. Since the ransistor drives a resistive load $R_{L}$, the collector voltage also decreases during interval (3). This causes the woltage to reduce across the reverse-biased base-collector depletion region (Millor) capacilance. Increasing the base current $I_{g_{1}}$ (by reducing $R_{B}$ or increasing $V_{s 2}$ ) increases the rate of change of both the base region minority charge and the charge in the Miller capacitance. Hence, increased $I_{f 1}$ leads to a decreased tutn-on switching time.

Near or at the end of interval (3), the base-collector $p-n$ junction becomes forward-biased. Minority carriers are then infected into the $n^{-}$region, reducing its effective resistivity. Depending on the device geometry and the magnitude of the basc current, a volage tail [interval (4)] may be observed as


Fig. 4.32 BJT turn-on and turn-off transition waveforms.
the apparent resistance of the $n^{-}$region decreases va conductivity modulation. The BJT reaches on-state equilibrium at the beginning of interval (5), with low on resistance and with substantial minority charge present in both the $n^{-}$and $p$ regions. This minority charge significantly cxceeds the amount necessary to support the active region conduction of the collector current $I_{C o n}$; its magnilude is a function of $I_{B]}-I_{C o m} / \beta$, where $\beta$ is the aclive-region cunent gain.

The turn-off process is initiated at the begiming of interval ( 6 ), when the source voltage changes to $v_{s}(t)=-V_{s]}$. The base-emitter junction remains forward-biased as long as minority carriers are present in its vicinity. Also, the collector corrent continues to be $i_{c}(t)=J_{\text {Con }}$ as long as the minority

Fig. 433 Ideal base current waveform for minimization of switching times.

charge exceeds the amount necessary to support the active region conduction of $I_{\text {Con }}$, that is, as long as excess charge is present. So during interval (6), a negative base current flows equal to $-I_{B 2}=\left(-V_{s t}-v_{R E}(t)\right) / R_{B}$. This negative base cument actively removes the total stored minority charge. Recombination further reduces the stored minority charge. Interval (6) ends when all of the excess minority charge has been removed. The length of interval (6) is called the storage time. During interval (7), the transistor operates in the active region. The collector curent $i_{C}(t)$ is now proportional to the stored minority charge. Recombination and the negative base current continue to reduce the minority base charge, and hence the collector current decreases. In addition, the collector voltage increases, and hence the base current must charge the Milter capacitance. At the cnd of interval (7), the minority stored charge is equal to zero, and the base-emitter junction can becone reverse-biased. The length of interval (7) is called the turn-off time or fall time. During interval (8), the reverse-biased base-emiter junction capacitance is discharged to woltage - $V_{s t}$. During interval ( 9 ), the transistor operates in equilibrium, in the off state.

It is possible to turn the transistor off using $I_{B 2}=0$; for example, we could let $V_{s 1}$ be approximately zero. However, this leads to very long storage and turn-off switching times. If $f_{B 2}=0$, then all of the stored minority charge must be removed passively, via recombination. From the standpoint of minimizing switching times, the base current waveform of Fig. 4.33 is ideal. The initial base current $I_{B 1}$ is large in magnitude, such that charge is inserted quickly into the base, and the turn-on switching times are short. A compromise value of equilibrium on state current $I_{B o n}$ is chosen, to yield a reasonably Iow col-lector-to-enitter forward voltage drop, while maintaining moderate amounts of excess stored minority charge and hence keeping the storage time reasonably short. The current $-I_{B 2}$ is large in magnilude, such that charge is removed quickly from the base and hence the storage and tum-off switching times are minimized.

Unfortunately, in most BJTs, the magritudes of $I_{B 1}$ and $I_{B 2}$ must be limited because excessive values lead to device failure. As illustrated in Fig. 4.34, the base current flows taterally through the $p$

Fig. 434 A large $I_{B 2}$ leads to focosing of the emitter current away from the base contacts, due to the voltage induced by the tateral base rogion current.

region. This current leads to a voltage drop in the resistance of the $p$ material, which influences the woltage across the base-emitter junction. During the turn-off transition, the base current - $I_{B 2}$ causes the baseemitter junction voltage to be greater in the center of the base region, and smaller at the edges near the base contacts. This causes the collector current to focus near the center of the base region. In a similar fashion, a large $I_{B}$, cutuses the collector current to crowd near the edges of the base region during the turn-on transition. Since the collector-to-emitter voltage and collector current are simultaneously large during the switching transitions, substantial power loss can be associaled with cument focusing. Hence hot spots are induced at the center or edge of the base region. The positive temperature coefficient of the base-emitter junction curcent (cortesponding to a negative temperature coefficient of the junction voltage) can then lead to thermal runaway and device failure. Thus, to obtain reliable operation, it may be necessary to limit the magnitudes of $I_{B 1}$ and $I_{B 2}$. It may also be necessary to add external smbber networks which the reduce the instantaneous transistor power dissipation during the switching transitions.

Steady-state chatacteristics of the BJT are illustrated in Fig. 4.35. In Fig. 4.35(a), the collector current $I_{C}$ is plotted as a function of the base current $I_{B}$, for various values of collector-to-emitter voltage $V_{C E}$. The culoff, active, quasi-saturation, and saturation regions are identified. At a given collector cur-


Fig. 4.35 BJT static characteristics: (a) $I_{C}$ vs. $I_{B}$, illustrating the regions of operation; (b) $I_{C}$ vs. $V_{C E}$, illustrating voltage breakdown characteristics.
rent $I_{\mathrm{C}}$ to operate in the saturation region with minimum forward woltage drop, the base cument $I_{b}$ must be sufficiently large. The slope $d I_{c} / d_{b}$ in the active region is the current gain $\beta$. It can be seen that $\beta$ decreases at high current-near the rated current of the BJT, the current gain decreases rapidly and hence it is difficult to fully saturate the device. Collector current $I_{C}$ is plotted as a function of collector-to-emitter voltage $V_{C E}$ in Fig. $4.35(\mathrm{~b})$, for various values of $I_{B}$. The breakdown voltages $B V_{\text {sus }}, B V_{C E O}$ and $B V_{C D O}$ are illustrated. $B V_{C B O}$ is the avalanche breakdown voltage of the base-collector junction, with the emitter open-circuited or with sufficiently negative base current. $B V_{C E O}$ is the somewhat smaller collec-tor-emitter breakdown voltage observed when the base current is zero; as avalanche breakdown is approached, free canjers are created that have the same effect as a positive base current and that cause the breakdown voltage to be reduced. $B V_{\text {sis }}$ is the breakdown whitage observed with positive base current. Because of the high instantaneous power dissipation, breakdown usually results in destruction of the BJT. In most applications, the off state transistor voltage must not exceed $B V_{\text {ceo }}$.

High-voltage BJTs typically have low current gain, and hence Darlington-connected devices (Fig. 4.36) are common. If transistors $Q_{1}$ and $Q_{2}$ have current gains $\beta_{1}$ and $\beta_{2}$, respectively, then the Darlington-connected device has the substantially increased current gain $\beta_{1}+\beta_{2}+\beta_{1} \beta_{2}$, In a monolithic Darlington device, transistors $Q_{1}$ and $Q_{2}$ are integrated on the same silicon wafer. Diode $D_{1}$ specds up the turn-off process, by allowing the base driver to actively remove the stored charge of both $Q_{1}$ and $Q_{2}$ during the tum-off transition.

At voltage levels below 500 V , the BJT has been almost entirely replaced by the MOSFET in power applications. It is also being displaced in higher voitage applications, where new designs utilize faster IGBTs or other devices.


Fig. 4.36 Darlington-connected BJTs, including diode for improvement of turn-off times.

### 4.2.4 Insulated Gate Bipolar Transistor (IGBT)

A cross-section of the IGBT is illustrated in Fig. 4.37. Comparison with Fig. 4.26 reveals that the IGBT and power MOSFET are very similar in construction. The key difference is the $p$ region connected to the collector of the IGBT. So the IGBT is a modern four-layer power semiconductor device having a MOS gate.

Fig. 4.37 โGBT structure. Crosshatched regions are metallized contacts. Shaded regions are insulating silicon dioxide layers.


Fig. 4.38 The IGBT: (a) schematic synbol, (b) equivalent circuit.
(a)

(b)


The function of the added $p$ region is to inject minority charges into the $n^{-}$region while the device operates in the on state, as illustrated in Fig. 4.37. When the IGBT conducts, the $p-n^{-}$junction is forward-biased, and the minority charges injected into the $n^{-}$region cause conductivity modulation. This reduces the on-resistance of the $n^{-}$region, and allows high-voltage $I G B T s$ to be constructed which have low forward voltage drops. As of 1999 , IGBTs rated as low as 600 V and as high as 3300 V are readily available. The forward voltage drops of these devices are typically 2 to 4 V , much lower than would be obtained in equivalent MOSFETs of the sane silicon area.

Several schematic symbols for the IGBT are in current use; the symbol illustrated in Fig. $4.38(\mathrm{a})$ is the most popular. A two-transistor equivalent circuit for the lGBT is illustrated in Fig. 4.38 (b). The IGBT functions effectively as an in-channel power MOSFET, cascaded by a PNP emitter-follower BJT. The physical locations of the wo effective devices are illustrated in Fig. 4.39. It can be seen that there are two effective currents: the effective MOSFET channel current $i_{1}$, and the effective PNP collector cuitent $i_{2}$.

The price paid for the reduced voltage drop of the $1 G B 7$ is its increased switching times, especially during the tum-off transition. In paticulat, the IGBT turn-off transition exhibits a phenomenon known as current failing. The effective MOSFET can be turned off quickly, by removing the gate charge such that the gate-to-emitter voltage is negative. This causes the channel current $i_{1}$ to quickly become zero. However, the PNP collector current $i_{2}$ continues to flow as long as minority charge is present in the $n^{-}$region. Since there is no way to actively remove the stored minority charge, it slowly decays via recombination. So $i_{2}$ slowly decays in proportion to the minority charge, and a current tail is observed. The length of the current tail can be reduced by introduction of recombination centers in the $n^{-}$region, at

Fig. 4.39 Physical locations of the elfective MOSFET and PNP components of the IGBT.


Tahle 4.3 Characteristics of several commercial [GBTs

| Part number | Rated maximum <br> woltage | Rated average <br> curent | $V_{F}$ (typical) | $t_{f}($ typical $)$ |
| :---: | :---: | :---: | :---: | :---: |
| Single-chip devices | 600 V | 23 A | 2.0 V | 70 ns |
| HGTP12N60A4 | 600 V | 32 A | 2.4 V | $0.62 \mu \mathrm{~s}$ |
| HGTG32N60E2 | 1200 V | 30 A | 3.2 V | $0.58 \mu \mathrm{~s}$ |
| HGTG30NI20D2 |  |  |  |  |
| Multiple-chip modules | 600 V | 400 A | 2.7 V | $0.3 \mu \mathrm{~s}$ |
| CM400HA-12E | 1200 V | 300 A | 2.7 V | $0.3 \mu \mathrm{~s}$ |
| CM300HA-24E | 1700 V | 800 A | 3.3 V | $0.6 \mu \mathrm{~s}$ |
| CM800HA-34H |  |  |  |  |
| High voltage modules | 2500 V | 800 A | 3.15 V | $1.0 \mu \mathrm{~s}$ |
| CM 800HB- 50 H | 4500 V | 900 A | 3.3 V | $1.2 \mu \mathrm{~s}$ |
| CM $600 \mathrm{HB}-90 \mathrm{H}$ |  |  |  |  |

the expense of a somewhat increased on-resistance. The current gain of the effective PNP transistor can also be minimized, causing $i_{1}$ to be greater than $i_{2}$. Nonetheless, the turn-off switching time of the IGBT is significantly longer than that of the MOSFET, with typical turn off times in the range $0.5 \mu \mathrm{~s}$ to $5 \mu \mathrm{~s}$. Switching loss induced by IGBT current tailing is discussed in Section 4.3 .1. The switching frequencies of PWM converters containing IGBTs are typically in the range 1 to 30 kHz .

The added $p-n^{-}$diode junction of the IGBT is not normally designed to block significant voltage. Hence, the IGBT has negligible reverse voltage-blocking capability.

Since the IGBT is a four-layer device, there is the possibility of SCR-type latchup, in which the lGBT cannot be turned off by gate voltage control. Recent devices are not susceptible to this problem. These devices are quite robust, hot-spot and current crowding problems are nonexistent, and the need for external snubber circuits is minimal.

The on-state forward voltage drop of the IGBT can be modeled by a forward-biased diode junction, in series with an effective on-resistance. The temperature coefficient of the IGBT forward voltage drop is complicated by the fact that the diode junction voltage has a negative temperature coefficient, while the on-resistance has a positive temperature coefficient. Fortunately, near rated current the onresistance dominates, leading to an overall positive temperature coefficient. In consequence, IGBTs can be easily connected in parallel, with a modest current derating. Large modules are commercially available, containing multiple parallel-connected chips.

Characteristics of several commercially available single-chip IGBTs and multiple-chip IGBT modules are listed in Table 4.3.

### 4.2.5 Thyristors (SCR, GTO, MCT)

Of all conventional semiconductor power devices, the silicon-controlled rectifer (SCR) is the oldest, has the lowest cost per rated kVA , and is capable of controlling the greatest anount of power. Devices having voltage ratings of 5000 to 7000 V and current ratings of several thousand amperes are available. In utility de transmission line applications, series-connected light-triggered SCRs are employed in inverters and rectifiers that interface the ac utility system to de transmission lines which carty roughly 1 kA and 1 MV . A single large SCR fills a silicon wafer that is several inches in diameter, and is mounted in a hockey-puck-style case.

Fig. 4.40 The SCR: (a) schematic symbel, (b) equivalent circuit.


The schematic symbol of the SCR is illustrated in Fig. 4.40(a), and an equivalent circuit containing NPN and PNP BJT devices is illustrated in Fig. 4.40(b). A cross-section of the silicon chip is illustrated in Fig. 4.41. Effective transistor $Q_{1}$ is composed of the $n, p$, and $n^{-}$regions, while effective transistor $Q_{2}$ is composed of the $p, n^{-}$, and $p$ regions as illustrated.

The device is capable of blocking both prositive and negative anode-to-cathode voltages. Depending on the polarity of the applied voltage, one of the $p-n^{-}$junctions is reverse-biased, In either case, the depletion region extends.into the lightly doped $n^{-}$region. As with other devices, the desired voltage breakdown rating is obtained by proper design of the $n^{-}$region thickness and doping concentration.

The $S C R$ can enter the on state when the applied anode-to-cathode voltage $v_{4 K}$ is positive. Positive gate current $i_{G}$ then causes effective transistor $Q_{1}$ to turn on; this in turn supplies base current to effective transistor $Q_{2}$, and causes it to turn on as well. The effective connections of the base and collector regions of transistors $Q_{1}$ and $Q_{2}$ constitute a positjve feedback loop. Provided that the product of the current gains of the two transistors is greater than one, then the currents of the transistors will increase regeneratively. In the on state, the anode current is limited by the extemal circuit, and both elfective transistors operate fully saturated. Minority carriers are injected into all four regions, and the resulting conductivity modulation leads to very low forward voltage drop. In the on state, the SCR can be modeled as a forward-biased diode junction in series with a low-value on-resistance. Regardless of the gate current, the SCR is latched in the on state: it cannot be turned off except by application of negative anode cument or negative anode-to-catbode voltage. In phase controlied conveters, the SCR turns off at the zero crossing of the converter ac input or output waveform. In forced commutation converters, external commuta-

Fig. 4.41 Physical locations of the effective NPN and PNP components of the SCR.


Fig. 4.42 Static $i_{A}-v_{A K}$ characteristics of the SCR.

tion circuits force the controlled turn-off of the SCR, by reversing either the anode current or the anode-to-cathode voltage.

Static $i_{A}-v_{A K}$ characteristics of the conventional SCR are illustrated in Fig. 4.42. It can be seen that the SCR is a voltage-bidirectional two-quadrant switch. The tum-on transition is controlled actively via the gate current. The turn-off transition is passive.

During the tum-off transition, the rate al which forward anode-lo-cathode voltage is reapplied must be limited, to avoid retriggering the SCR. The turn-off time $t_{g}$ is the time required for minority stored charge to be actively removed via negative anode current, and for recombination of any remaining minority charge. During the turn-off transition, negative anode cultent actively removes stored minority charge, with waveforms similar to diode tum-off transition waveforms of Fig. 4,25. Thus, after the first zero crossing of the anode current, it is necessary to wait for time $t_{p}$ before reapplying positive anode-tocathode voltage. It is then necessary to limit the rate at which the anode-to-cathode voltage increases, to avoid retriggering the device. Invertergrade SCRs are optimized for faster switching times, and exhibit sinaller values of $t_{4}$.

Conventional SCR wafers have large feature size, with coarse or nonexistent interdigitation of the gate and cathode contacts. The parasitic elements arising from this large feature size lead to several limitations. During the tum-on transition, the rate of increase of the anode current must be limited to a safe walue. Otherwise, cathode cument focusing can occar which leads to formation of hot spots and device failure.

The coarse feature size of the gate and cathode structure is also what prevents the conventional SCR from being turned off by active gate control. One might apply a negative gate current, in an attempt to actively remove all of the minority stored charge and to reverse-bias the $p-n$ gate-cathode junction, The reason that this attempt fails is illustrated in Fig. 4.43. The large negative gate current fows laterally through the adjoining the $p$ region, inducing a voltage drop as shown. This causes the gate-cathode junction woltage to be smaller near the gate contact, and relatively larger away from the gate contact. The negative gate current is able to reverse-bias only the portion of the gate-cathode junction in the vicinity of the gate contact; the remainder of the gate-cathode junction contimes to be forward-biased, and cathode current continues to flow. In effect, the gate contact is able to influence only the nearby portions of the cathode.

The gate turn off thyristor, or GTO, is a modern power device having small feature size. The gate and cathode contacts highly interdigitated, such that the entire gate-cathode $p-n$ junction can be reverse-biased via negative gate cument during the turi-off transition. Like the SCR, a single large GTO can fill an entire silicon wafer. Maximum voltage and current ratings of commercial GTOs are bower than those of SCRs.

Fig. 4.43 Negative gate current is unable to completely reverse-bias the gate-cahode junction. The anode current focuses away from the gate contact.


The turn-off gain of a GTO is the ratio of on-state current to the negative gate curtent magnitude required to switch the device off. Typical values of this gain are 2 to 5 , meaning that several hundred amperes of negative gate current may be required to turn off a GTO conducting 1000 A . Also of interest is the maximum controllable on-state current. The GTO is able to conduct peak currents significantly greater than the rated average current; however, it may noi be possible to switch the device off under gate control while these high peak eurents are present.

The MOS-controlled thyristor, or MCT, is a recent power device in which MOSFETs are integrated onto a highly interdigitated SCR, 10 control the tum-on and rurn-off processes. Like the MOSFET and lGBT, the MCT is a single-quadrant device whose turn-on and tum-off transitions are controlled by a MOS gate terminal. Commercial MCTs are p-type devices. Voltage-bidirectional two-quadrant MCTs, and titype MCTs, are also possible.

A cross-section of an MCT containing MOSFETs for control of the turn-on and turn-off transitions is illustrated in Fig. 4.44. An equivalent circhit which explains the operation of this structure is given in Fig. 4.45. To turn the device on, the gate-to-anode voltage is driven negative. This forwardbiases $p$-channel MOSFET $Q_{3}$, forward-biasing the base-emitter junction of BJT $Q_{1}$. Transistors $Q_{1}$ and $Q_{2}$ then latch in the on-state. To turn the device off, the gate-to-anode voltage is driven positive. This for-ward-biases $n$-channel MOSFET $Q_{4}$, which in tum reverse-biases the base-emitter junction of BJT $Q_{2}$. The BJTs then tum off. It is important that the on-resistance of the $n$-channel MOSFET be small enough

Fig. 4.44 MCT structure. Crosshatched regions are metallized contacts. Lighty shaded regions are insulating silicon dioxide layers.


Fig. 4.45 Equivalent circuit for the MCT.

that sufficient influence on the cathode current is exerted-this limits the maximum controllable on state curtent (i.e., the maximum current that can be interrupted wia gate control).

High-voltage MCTs exhibit lower forward voltage drops and higher curent densities than JGBTs of similar voltage ratings and silicon area. However, the switching times are longer. Like the GTO, the MC $\Gamma$ can conduct considerable surge curents; but again, the maximum current that can be interrupted via gate control is limited. To obtain a reliable turn-off transition, cxtenal snubbers are required to limit the peak anode-to-cathode voltage. A sufficiently fast gate-voltage rise time is also required. To some extent, the MCT is still an emerging device-future generations of MCTs may exhibit considerable improvements in performance and ratings.

### 4.3 SWITCHING LOSS

Having implemented the switches using semiconductor devices, we can now discuss another major source of loss and incfficiency in converters: switching loss. As discussed in the previous section, the tum-on and tum-off transitions of semiconductor devices require times of tens of nanoseconds to microseconds. During these switching transitions, very large instantaneous power loss can occur in the semiconductor devices. Even though the semiconductor switching times are short, the resulting average power loss can be significant.

Senuiconductor devices are charge controlled. For example, the conducting state of a MOSFET is determined by the charge on its gate and in its channel, and the conducting state of a silicon diode or a BJT is determined by the presence or absence of stored minority charge in the vicinity of the semiconductor junctions inside the device. To switch a semiconductor device between the on and off states, the controlling charge must be inserted or renoved; hence, the amount of controlling charge influences both the switching times and the switching loss. Charge, and energy, are also stored in the output capacitances of semiconductor devices, and energy is stored in the leakage and stray inductances in the circuit. In most converter circuits, these stored energies are also lost during the switching transitions.

In this section the major sources of switching loss are described, and a simple method for estimation of their magnitudes is given. For clarity, conduction losses and semiconductor forward voltage drops are neglected throughout this discussion.


Fig, 4.46 MOSFET driving a clamped inductive load, buck converter example.

### 4.3.1 Transistor Switching with Clamped Inductive Load

Let's consider first the switching waveforms in the buck converter of Fig. 4.46. Let us treat the diode as ideal, and investigate only the switching loss due to the MOSFET switching times. The MOSFET drain-to-source capacitance is also neglected.

The diode and inductor present a clamped inductive load to the transistor. With such a load, the transistor voltage $v_{A}(t)$ and cument $i_{A}(t)$ do not change simultaneously. For example, a magnified view of the transistor turn-off-transition waveforms is given in Fig. 4.47. For simplicity, the waveforms are

Fig. 4.47 Magnified view of transistor turn-off transition waveloms for the circuit of Fig. 4.46.

approximated as piecewise-linear. The switching times are shot, such that the inductor current $i_{L}(i)$ is essentially constant during the entire switching transition $t_{0}<t<t_{2}$. No current flows through the diode while the diode is reverse-biased, and the diode cannot become forward-biased while its vollage $v_{B}(t)$ is negative. So first, the voltage $v_{A}(t)$ across the transistor must rise from zero to $V_{g}$. The interval length $\left(r_{1}-t_{0}\right)$ is essentially the time required for the gate diver to charge the MOSFET gate-to-drain capacitance. The transistor current $i_{A}(t)$ is constant and equal to $i_{l}$ during this interval.

The diode voltage $v_{S}(t)$ and current $i_{s}(t)$ are given by

$$
\begin{align*}
& v_{B}(t)=v_{A}(t)=V_{S}  \tag{4.6}\\
& i_{A}(t)+i_{d}(t)=i_{t}
\end{align*}
$$

At time $t=t_{1}$, when $v_{A}=V_{g}$, the diode becomes forward-biased. The current $i_{L}$ now begins to commute from the transistor to the diode. The interval length $\left(t_{2}-t_{1}\right)$ is the time required for the gate driver to discharge the MOSFET gate-to-source capacitance down to the threshold voltage which causes the MOSFET to be in the oft state.

The instantaneons power $p_{A}(t)$ dissipated by the transistor is equal to $y_{A}(t) i_{A}(t)$. This quantity is also sketched in Fig. 4.47. The energy $W_{\text {off }}$ lost during the transistor turn-off transition is the area under this waveform. With the simplifying assumption that the waveforms are piecewise-linear, then the energy lost is the area of the shaded triangle:

$$
\begin{equation*}
W_{e j f}=\frac{1}{2} V_{r_{1}} i_{L}\left(r_{2}-r_{0}\right) \tag{4.7}
\end{equation*}
$$

This is the energy lost during each transistor turn-off transition in the simplified circuit of Fig. 4.46.
The transistor turn-on waveforms of the simplified circuit of Fig. 4.46 are qualitatively similar to those of Fig. 4.47, with the time axis reversed. The transistor current must first tise from 0 to $i_{L}$. The diode then becomes reverse-biased, and the transistor voltage can fall from $V_{g}$ to zero. The instantancous transistor power dissipation again has pcak value $V_{g} l_{,}$, and if the waveforms are piecewise linear, then the energy lost during the turn-on transition $W_{o n}$ is given by $0.5 V_{g} i_{L}$ multiplied by the transistor turn-on time.

Thus, during one complete switching period, the total encrgy lost during the turn-on and lurnoff transitions is ( $W_{o r r}+W_{\text {off }}$ ). If the switching frequency is $f_{s}$, then the average power loss incured due to switching is

So the switching loss $P_{s w}$ is directly proportional to the switching frequency.
An example where the loss due to transistor switching times is particularly significant is the current tailing phenomenon observed during the turn-off transition of the IGBT. As discussed in Section 4.2.4, current tailing occurs due to the slow recombination of stored minority charge in the $n^{-}$region of the IGBT. This causes the collector current to slowly decay after the gate voltage has been removed.

A buck convertcr circuit containing an ideal diode and nonideal (physical) IGBT is illustrated in Fig. 4.48. Turn-off transition wavetorms are illustrated in Fig. 4.49; these waveforms are similar to the MOSFET waveforms of Fig. 4.47. The diode is initially reverse-biased, and the voltage $y_{A}(t)$ rises from approximately zero to $V_{s}$. The interval. length $\left(t_{1}-t_{0}\right)$ is the time required for the gate drive circuit to charge the IGBT gate-to-collector capacitance. At time $t=t_{1}$, the diode becomes forward-biased, and current begins to cormute from the IGBT to the diode. The interval $\left(t_{2}-t_{1}\right)$ is the time required for the gate drive circuit to discharge the IGBT gate-to-emiller capacitance to the threshold value which causes


Fig. 4.48 IGBT switching foss example.
the effective MOSFET in Fig. 4.38 (b) to be in the off state. This time can be minimized by use of a highcument gate drive circuit which discharges the gate capacitance quickly, However, switching off the effective MOSFET does not completely interrupt the IGBT current $i_{A}(f)$ : current $i_{2}(t)$ continues to flow through the effective PNP bipolar junction transistor of Fig. 4.38 (b) as long as minority carriers continue to exist within its base region. During the interval $t_{2}<t<t_{3}$, the curtent is proportional to this stored minority charge, and the current tail interval length $\left(t_{3}-t_{2}\right)$ is equal to the time required for this remaining stored minorily charge to recombine.

The energy $W_{\text {off }}$ lost during the turn-off transition of the IGBT is again the area under the instantaneous power waveform, as illustrated in Fig. 4.49. The switching loss can again be cvaluated using Eq. (4.8).

The switching times of the $I G B T$ are typically in the vicinity of 0.2 to $2 \mu \mathrm{~s}$, or several times

Fig. 4.49 IGBT urn-off transition waveforms for the circuit of Fig. 4,48.

longer than those of the power MOSFET. The resulting switching loss limits the maximum switching frequencies of conventional PWM converters employing IGBTs to roughly 1 to 30 kHz .

### 4.3.2 Diode Recovered Charge

As discussed previously, the familiar exponential $i-v$ characteristic of the diffused-junction $p-n$ diode is an equilibrium relationship. During switching transients, significant deviations from this characteristic are observed, which can induce transistor switching loss. In particular, during the diode turn-off transient, its slored minority charge must be removed, either actively via negative current $i_{b}(t)$, or passively via recombination inside the device. The diode remains forward-biased while minority charge is present in the wicinity of the diode semiconductor junction. The initial amount of minority charge is a function of the forward curtent, and its rate of change, under forward-biased conditions. The turn-off switching time is the time required to remove all of this charge, and to establish a new reverse-biased operating point. This process of switching the diode from the forward-biased to reverse-biased states is called reverse recovery.

Again, most diffused-junction power diodes are actually $p-n^{-}-n^{+}$or $p-i-n$ devices. The lightly doped or intrinsic region (of the diode and other power semiconductor devices as well) allows large breakdown woltages to be obtained. Under steady-state forward-biased conditions, a substantial amount of stored charge is present in this region, increasing its conductivity and leading to a low diode on-resistance. It takes time to insert and remove this charge, however, so there is a tradeoff between high breakdown voltage, low on-resistance, and fast switching times.

To understand how the diode stored charge induces transistor switching loss, let us consider the buck converter of Fig. 4.50. Assume for this discussion that the transistor switching times are much faster than the switching times of the diode, such that the diode reverse recovery mechanism is the only significant soure of switching loss. A magnified view of the transistor-tum-on transition waveforms under these conditions is given in Fig. 4.51 .

Initially, the diode condects the inductor current, and hence some amount of stored minority charge is present in the diode. The transistor is initially in the off state. When the transistor tums on, a negative current flows through the diode, this current actively removes some or most of the diode stored minority charge, while the remainder of the minority charge recombines within the diode. The rate of change of the cunent is typically limited by the package inductance and other stray inductances present in the external circuit; hence, the peak magnitude of the reverse current depends on the extemal circuit, and can be many times larger than the forward current $i_{L}$. The area within the negative portion of the diode current waveform is the recovered stored charge $Q_{r}$, while the interval length $\left(t_{2}-t_{0}\right)$ is the reverse recovery time $t_{r^{-}}$The magnilude of $Q_{r}$ is a function of the on state forward coment $i_{L}$ at the initiation of the tum-off process, as well as the circuit-limited rate-of-change of the diode current, $d i_{s}(d) / d t$. During


Fig. 4.50 Example, switching loss induced by diode stored charge.
the interval $t_{0}<t<t_{1}$, the diode remains forward-biased, and hence the transistor voltage is $V_{g}$, At time $t=t_{1}$, the stored charge in the vicinty of the $p-n^{-}$or $p-i$ junction is exhausted. This junction becomes reverse-bjased, and begins to block voltage. During the interval $t_{1}<t<t_{2}$, the diode voltage decreases to $-V_{\mathrm{g}}$. Some negative diode current continues to flow, removing any remaining stored minority charge as well as charging the depletion layer capacitance. At time $t=t_{2}$, this current is essentiaily zero, and the diode operates in steady state under reverse-biased conditions.

Diodes in which the interval length $\left(t_{2}-t_{1}\right)$ is shott compared to $\left(t_{1}-t_{0}\right)$ are called abrupt-recovery or "snappy" diodes. Soft recovery diodes exhibit larger values of $\left(t_{2}-t_{1}\right) /\left(t_{1}-t_{0}\right)$. When significant package and/or stray inductance is present in series with the diode, ringing of the depletion region capacitance with the package and stray inductances may be observed. If severe, this ringing can cause excess reverse voltage that leads to device failure. Extemal $R-C$ snubber circuits are sometimes necessary for reliable operation. The reverse-recovery characteristics of soft recovery diodes are intended to exhibit less ringing and voltage overshoot. Snubbing of these diodes can be reduced or eliminated.

The instantaneous power $p_{A}(0)$ dissipated in the transistor is also sketched in Fig. 4.51. The energy lost during the turn-on transition is

$$
\begin{equation*}
W_{D}=\int_{\substack{\text { swiwhine } \\ \text { transicionn }}} v_{h}(t) i_{A}(t) d t \tag{4.9}
\end{equation*}
$$

For an abrupt-recovery diode in which $\left(t_{2}-t_{1}\right) \&\left(t_{1}-t_{0}\right)$, this integral can be evaluated in a simple manner, The transistor voltage $v_{A}(t)$ is then equal to $V_{g}$ for essentially the entire diode recovery interval. In addition, $i_{A}=i_{L}-i_{G}$. Equation (4.9) then bccomes

$$
\begin{align*}
W_{D} & =\int_{\substack{\begin{subarray}{c}{\text { suirthink } \\
\text { transtrion }} }}\end{subarray}} V_{k}\left(i_{t}-i_{t}(t)\right) d t  \tag{4.10}\\
& =V_{k} i_{L} i_{r}+V_{k} Q_{r}
\end{align*}
$$



Fig. 4.51 Transistor-turn-on transition waverorms for the circuit of Fig. 4.50
where the recovered charge $Q_{r}$ is defined as the integral of the diode curnent $-i_{s}(t)$ over the interwal $t_{0}<t<t_{2}$. Hence, the diode reverse recovery process leads directly to switching loss $W_{D} J_{s}$. This is often the largest single component of switching loss in a conventional switching converter. It can be reduced by use of faster diodes, designed for minimization of stored minority charge.

Fig. 4.52 The energy stored in the semiconductor output capacitances is lost during the cransistor turn-on transirion.


### 4.3.3 Device Capacitances, and Leakage, Package, and Stray Inductances

Reactive elements can also lead to switching loss. Capacitances that are effectively in parallel with switching elements are shorted out when the switch turns on, and any energy stored in the capacitance is lost. The capacitances are charged without energy loss when the switching elements turn off, and the transistor tum-off loss $W_{\text {off }}$ compuled in Eq. (4.7) may be reduced. Likewise, inductances that are effectively in sertes with a switching element lose their stored energy when the switch turns off. Hence, series inductances lead to additional switching loss at turn-off, but can reduce the transistor turn-on loss.

The stored energies of the reaclive elements can be summed to find the total energy loss per switching period due to these mechanisms. For linear capacitors and inductors, the stored energy is

$$
\begin{align*}
& W_{C}=\sum_{\substack{\text { tapuitive } \\
\text { elcmens }}} \frac{1}{2} C_{i} V_{i}^{2}  \tag{4.11}\\
& W_{L}=\sum_{\substack{\text { miduticu } \\
\text { tlumens }}} \frac{1}{2} L_{j} I_{j}^{2}
\end{align*}
$$

A common source of this type of switching loss is the output capacitances of the semiconductor switching devices. The depletion layers of reverse-biased semiconductor devices exhibit capacitance which stores energy. When the transistor turns on, this stored energy is dissipated by the transistor. For example, in the buck converter of Fig. 4.52, the MOSFET exhibits drain-to-source capacitance $C_{d s}$, and the reverse-biased diode exhibits junction capacitance $C_{j}$. During the switching transitions these wo capacitances are cffectively in parallel, since the dc source $V_{g}$ is effectively a short-circuit at high frequency. To the extent that the capacitances are linear, the energy lost when the MOSFET tums on is

$$
\begin{equation*}
W_{C}=\frac{1}{2}\left(C_{u}+C_{j}\right) V_{k}^{2} \tag{4.12}
\end{equation*}
$$

Typically, this type of switching loss is significant al voltage levels above 100 V . The MOSFET gate drive circuit, which must charge and discharge the MOSFET gate capacitances, also exhibits this type of loss.

As noted in Section 4.2.2, the incremental drain-to-source capacitance $C_{d}$ of the power MOSFET is a strong fumction of the drain-to-source voltage $v_{d s}$. $C_{d s}\left(v_{d s}\right)$ follows an approximate inverse-square-root dependence of $v_{d i}$, as given by Eq. (4.5). The energy stored in $C_{d f}$ at $v_{d s}=V_{D S}$ is

$$
\begin{equation*}
w_{c o s}^{\prime}=\int v_{d s} i_{C} d t=\int_{0}^{V_{D s}} v_{d s} C_{d s}\left(v_{d s}\right) d v_{d s} \tag{4.13}
\end{equation*}
$$

where $i_{C}=C_{d}\left(v_{d d}\right) d v_{d s} / d t$ is the current in $C_{d}$. Substitution of Eq. (4.5) into (4.13) yields

$$
\begin{equation*}
W_{c d s}=\int_{0}^{Y_{D S}} C_{d}^{\prime}\left(v_{d h}\right) \sqrt{v_{d s}^{-}} d v_{d s}=\frac{2}{3} C_{d u}\left(V_{D s}\right) V_{D N}^{2} \tag{4.14}
\end{equation*}
$$

This energy is lost each time the MOSFET switches on. From the standpoint of switching loss, the drain-to-sonrce capacitance is equivalent to a linear capacitance having the value $\frac{4}{3} C_{d s}\left(V_{D s}\right)$.

The Schottky diode is essentially a majority-carrier device, which does not exhibit a reverserecovery transient such as in Fig. 4.51. Reverse-biased Schotiky diodes do exhibit significant junction capacitance, however, which can be modeled with a paraliel capacitor $C_{j}$ as in Fig. 4.52, and which leads to energy loss at the transistor turn-on transition.

Common sources of series inductance are transformer leakage inductances in isolated converters (discussed in Chapter 6), as well as the inductances of interconrections and of semiconductor device packages. In addition to generating switching loss, these elements can lead to excessive peak voltage stress during the transistor turn-off tramsition. Interconncction and package inductances can lead to significant switching loss in high-curtent applications, and leakage inductance is an impontant source of switching loss in many transformer-isolated converters.

Diode stored minority charge can induce switcting loss in the (nonideal) converter reactive elements. As an example, consider the circuit of Fig. 4.53, containing an ideal voltage source $v_{j}(t)$, an inductor $L$, a capacitor $C$ (which may represent the diode junction capacitance, or the junction capacitance in parallel with an external capacitor), and a silicon diode. The diode switching processes of many converters can be modeled by a circuit of this form. Many rectifier circuits containing SCRs exhibit similar waveforms. The voltage source produces the rectangular waveform $v_{i}(t)$ illustrated in Fig. 4.54. This volt-


Fig. 4.53 A circuit in which the diode sored charge induces ringing, and ulimately switching loss, in (nonideal) reactive elements. age is initially positive, causing the diode to become forward-biased and the inductor cunent $i_{L}(t)$ to increase linearly with slope $V_{1} / L$. Since the current is increasing, the stored minority charge inside the diode also increases. At time $t=t_{1}$, the source voltage $v_{i}(t)$ becomes negative, and the inductor curtent decreases with slope $d i_{L} / d t=-V_{2} / L$. The diode stored charge also decreases, but at a slower rale that depends not only on $i_{L}$ but also on the minority carrier recombination lifetime of the silicon material in the diode. Hence, at time $t=t_{2}$, when $i_{L}(d)$ reaches zero, some stored minority charge remains in the diode. So the diode continues to be forward-biased, and the inductor current contimues to decrease with the same slope. The negative current for $t>t_{2}$ constitules a reverse diode current, which actively removes diode stored charge. At some time later, $t=t_{7,}$, the diode stored charge in the vicinity of the diode junction becomes zero, and the djode junction becomes reversebiased. The inductor current is now negative, and must flow through the capacitor. The inductor and capacitor then form a series resonant circuit, which rings with decaying sinusoidal waveforms as shown. This tinging is eventually damped out by the parasitic loss elements of the circuit, such as the inductor winding resistance, inductor core loss, and capacitor equivalent series resistance.

The diode recovered chatge induces loss in this circuit. During the interval $t_{2}<t<t_{3}$, the minority stored charge $Q_{r}$ recovered from the diode is

$$
\begin{equation*}
Q_{r}=-\int_{i_{2}}^{T_{3}} i_{L}(t) d t \tag{4.15}
\end{equation*}
$$



Fig. 4.54 Waveforms of the circuit of Fig. 4.53.

This charge is directly related to the energy stored in the inductor during this interval. The energy $W_{L}$ stored in the inductor is the integral of the power flowing into the inductor:

$$
\begin{equation*}
W_{t}=\int_{t_{2}}^{r_{3}} v_{l}(t) i_{t}(t) d t \tag{4,16}
\end{equation*}
$$

During this interval, the applied inductor voltage is

$$
\begin{equation*}
v_{L}(t)=L \frac{d t_{L}(t)}{d t}=-V_{2} \tag{4.17}
\end{equation*}
$$

Substitution of Eq. (4.17) into Eq. (4.16) leads to

$$
\begin{equation*}
W_{L}=\int_{t_{2}}^{r_{1}} L \frac{d i_{L}(t)}{d t} i_{L}(t) d t=\int_{t_{2}}^{t_{S}}\left(-V_{2}\right) i_{L}(t) d t \tag{4.18}
\end{equation*}
$$

Evaluation of the integral on the left side yields the stored inductor energy at $t=t_{3}$, or $L i_{L}{ }^{2}\left(t_{3}\right) / 2$. The rightside integral is evalualed by noling that $V_{2}$ is constant and by substitution of Eq. (4.15), yielding $V_{2} Q_{r}$. Hence, the encrgy stored in the inductor at $t=t_{3}$ is

$$
\begin{equation*}
W_{L}=\frac{1}{2} L i_{L}^{2}\left(G_{3}\right)=V_{2} Q_{\Gamma} \tag{4.19}
\end{equation*}
$$

or, the recovered charge multiplied by the source voltage. For $t>t_{3}$, the ringing of the resonant circuit formed by the inductor and capacitor causes this energy to be circulated back and forth between the inductor and capacitor. If parasitic loss elements in the circuit cause the ringing amplitude to eventually decay to zeto, then the energy becomes lost as heat in the parasitic elements.

So diode stored minority charge can lead to loss in circuits that do not contain an active switching element. Also, ringing waveforms that decay before the end of the switching period indicate the presence of switching toss.

### 4.3.4 Efficiency vs. Switching Frequency

Suppose next that we add up all of the energies lost due to switching, as discussed above:

$$
\begin{equation*}
W_{t w}=W_{c m}+W_{s i f}+W_{D}+W_{C}+W_{L}+\ldots \tag{4.20}
\end{equation*}
$$

This is the energy lost in the switching transitions of one switching period. To obtain the average switching power loss, we must multiply by the switching frequency:

$$
\begin{equation*}
P_{s \mathrm{sw}}=W_{t e m} f_{\mathrm{sw}} \tag{4.21}
\end{equation*}
$$

Other losses in the converter include the conduction losses $P_{\text {cond }}$, modeled and solved as in Chapter 3,

Fig. 4.35 Efficiency vs. switching frequency, based on Eq. (4.22), using arbitrary choices for the values of loss and load power. Switching loss causes the efficiency to decrease rapidly at high frequeacy.

and other frequency-independent fixed losses $P_{\text {fixed }}$, such as the power required to operate the control circuit. The total loss is therefore

$$
\begin{equation*}
P_{l s s,}=P_{\mathrm{comad}}+P_{j a \mathrm{sed}}+W_{\mathrm{tas}} f_{s w} \tag{4.22}
\end{equation*}
$$

which increases linearly with frequency, At the critical frequency

$$
\begin{equation*}
f_{\text {crit }}=\frac{P_{\text {cosud }}+P_{\text {fised }}}{W_{\text {tors }}} \tag{4.23}
\end{equation*}
$$

the swithing losses are equal to the other converter losses. Below this critical frequency, the total loss is dominated by the conduction and fixed loss, and hence the total loss and converter efficiency are not strong functions of switching frequency. Above the critical frequency, the switching loss dominates the total loss, and the converter efficiency decreases rapidly with increasing switching frequency. Typical dcpendence of the full-load converter efficiency on switching frequency is ploted in Fig. 4.55 , for an arbitrary choice of parameter values. The critical frequency $f_{\text {crit }}$ can be taken as a rough upper limit on the switching frequency of a practical converter.

### 4.4 SUMMARY OF KEY POINTS

1. How an SPST ideal switch can be realized using semiconductor devices depends on the polarity of the woltage that the devices must block in the off state, and on the polarity of the corrent which the devices must conduct in the on state.
2. Single-quadrant SPST switches can be realized using a single transistor or a single diode, depending on the relative polarities of the off state vollage and on state current.
3. Two-quadrant SPST switches can be realized using a transistor and diode, connected in series (bidirec-tional-voltage) or in antiparallel (bidirectional-curent). Several four-quadrant schemes are also Iisted here.
4. A "synchrowous rectifier" is a MOSFET comected to conduct reverse current, with gate drive control as necessary. This device can be used where a diode would otherwise be required, If a MOSFET with sufficiently low $R_{\text {uan }}$ is used, reduced conduction loss is obtained.
5. Majority carrier devices, including the MOSFET and Schottky diode, exhibit very fast switching times, controlled essentially by the charging of the dewice capacitances. Howewer, the forward voltage drops of these devices increases quickly with increasing breakdown woltage.
6. Minority carrier devices, including the BJT. IGBT, and thyristor fanily, can exhibit high breakdown voltages with relatively low forward voltage drop. However, the switching times of these devices are longer, and are controlled by the times needed to insert or remove stored minority charge.
7. Energy is lost during switching transitions, owing to a variety of mechanisms. The resulting average power loss, or switching loss, is equal to this energy loss multiplied by the switching frequency. Switching loss imposes an upper limit on the switching frequencies of practical converters.
8. The diode and inductor present a "clamped inductive load" to the transistor. When a transistor drives such a load, it experiences high instantaneous power loss during the switching transitions. An cxample where this leads to significant switching loss is the IGBT and the "current tail" observed during its turn-off transition.
9. Other significant sources of switching loss include diode stored charge and energy stored in certain parasitic capacitances and inductances. Parasitic ringing also indicates the presence of switching loss.

## References

[1] R. D. Miodlebrook, S. Cuk. and W. Behen, "A New Batery Charger/Discharger Converter," IEEE Fowter Electronics Specialists Conference, 1978 Record, pp. 251-255, Junc 1978.
[2] H. Matsuo and F. Kurokawa, "New Solar Cell Power Supply System Lising a Boost Type Bidirectional Dc-Dc Converter," IEEE Power Electronics Specialists Conference, 1982 Record, pp. 14-19, June 1982.
[3] M. Venturini, "A New Sine-Wave-In Sine-Wave-Out Conversion Technique Eliminates Reactive Elements," Procecdings Seventh Intemational Soldd-State Power Conversion Conference (Powercon 7), pp. E3.1-E3.13, 1980.
[4] K. D. T. Ngo, S. Cuk, and R. D. Midnlebrook, "A New Flyback De-to-Three-Phase Converter with Sinusoidal Outputs," IEEE Power Electronics Specialists Conference, 1983 Record, pp. 377-388.

15] S. CuK, "Basics of Switched-Mode Power Conversion: Topologies, Magnetics, and Control," Advances in Switched-Mode Power Conversion, Vol. II, Irvine CA: Teslaco, pp. 279-310, 1983.

16] L. Gyuga and B. Pelly, Static Power Frequency Changers: Theory, Pefformance, and Applications, New York Wiley-Interscience, 1976.
[7] R. S. Kagan and M. Chi, "Improving Power Supply Etaciency with MOSFET Synchronous Rectitiers," Proceedingy Ninth Intemational Solid-State Power Conversion Conference (Powercon 9), pp. D4.1-D4.9, July 1982.
[8] R. Blanchard and P. E. Thbodead, "The Design of a High Efficiency, Low Voltage Power Supply Using MOSFET Synchronous Rectification and Curent Mode Control," /EEE Power Electronics Special-
ists Conference, 1985 Record, pp. 355-361, June 1985.
19] N. Mohan, T. Undeland, and W. Robens, Power Elecironics: Converters, Applications, and Design, 2nd edit., New York: John Wiley \& Sons, 1995, Chapters 19-26.
[10] C. L. Ma and P. O. Lauritzen, "A Simple Power Diode Model with Forward and Reverse Recovery" IEEE Power Electronics Specialists Conference, 1991 Record, pp. 411-415, June 1991.
[I1] M. Schlecht and L. Casey, "A Comparison of the Square Wave and Quasi-Resonant Topologies," IEEE Applied Power Electronics Conference, 1987 Record, pp. 124-134, March 1987.
[12] B. J. Baliga, Modem Power Devices, New York: John Wiley \& Sons, 1987.
[13] P. Gray, D. DeWitr, A. Boothroyd, and J. Gibbons, Physical Electronics and Circuin Models of Transistors, Semiconductor Electronics Education Committee, Vol. 2, New York: John Wiley \& Sons, 1964.
[14] E. Oxner, Power FETs and Their Applications, Englewood, New Jersey: Prentice-Hall, 1982.
[15] M. Rashid, Power Electronics: Circtits, Devices, and Applications, 2nd edit, Englewood, New Jersey: Prentice Hall, 1993, Chapters 3, 4, and 8.
[16] B. J. Baijga, M. S. ADler, R. P. l.ove, P. V. Gray, and N. D. Zammer, "The Insulated Gate Transistor -A New Three Terminal MOS-Controlled Bipolar Power Device," IEEE Transactiont on Electon Devices, Vol. 31. No. 6, pp. 821-828, June 1984.
[17] V. Temple, "MOS-Controled Thyristors-A New Class of Power Devices," IEEE Transactions on Electron Devices, Vol. 33, No. 10, pp. 1609-1618, October 1986.
[18] S. Sul, F. Profumo, G. Cho, and T. Lipo, "MCTs and IGBTs: A Comparison of Performance in Power Electronics Circuits," IEEE Power Electronics Specialists Conference, 1989 Record. pp. 163-169, June 1989.
[19] V. Temple, S. Arthur, D. Watrous, R. De Doncker, and H. Metha, "Megawatt MOS Contrelled 'Ihyristor tor High Voltage Power Circuits," IEEE Power Electronics Specialists Comference, 1992 Record, pp. 1018-1025, June 1992.

## Prohlems

In Problems 4 . I to 4.6, the input woltage $V_{k}$ is de and positive with the polarity shown Specify how to implement the switches using a minimal number of diodes and transistors, such that the converter operates over the entire range of duty cycles $0 \leq D \leq 1$. The switch states should vary as shown in Fig. 4.56. You may assume that the inductor current ripples and capacitor voltage ripples are small. For each problem, do the following:
(a) Realize the switches using SPST ideal switches, and explicitly define the voltage and current of each switch.


Fig. 4.56 Switch control method for Problems 4.1 to 4.6.
(b) Express the on-state current and off-state voltage of each SPST switeh in terms of the converter inductor currents, capacitor wolages, and/or
input source voltage.
(c) Solve the conterter to determine the inductor curients and capacitor voltages, as in Chapter 2.
(d) Detemme the polarities of the switch on-state currents and off-state voltages. Do the polarities vary with duty cycle?
(c) State how each switch can be realized using transistors and/or diodes, and whether the realization requires single-quadrant, current-bidirectional two-quadrant, voltage-bidirectional twoquadrant, or four-quarlrart switches.


4.3


4.5

4.6


An IGBT and a silicon diode operate in a buck converter, with the IGBT waveforms illustrated in Fig. 4.57. The converter operates with input voltage $V 8=400 \mathrm{~V}$, output voltage $V=200 \mathrm{~V}$, and load current I $=10 \mathrm{~A}$.


Fig. 4.57 IGBT voltage and cunent waveforms, Problem 4.7.
(a) Estirnate the total energy lost during the switching transitions,
(b) The forward voltage drop of the IGBT is 2.5 V , and the diode has forward voltage drop 1.5 V . All other sourecs of conduction loss and fixed loss can be neglected. Estimate the semiconductor conduction loss.
(c) Sketch the converter efficiency over the range of switching frequencies I $\mathrm{kH} z \leq f_{s} \leq 100 \mathrm{kHz}$, and label numerical values.
4.8 Two MOSFETs are employed as current-bidirectional two-quadrant switches in a bidirectional battery charger/discharger based on the dc-dc buck converter. This converter interfaces a 16 V battery to a 28 V main power bus. The maximum battery current is 40 A . The MOSFETs have on-resistances of $35 \mathrm{~m} \mathrm{\Omega}$.

Their body diodes have forward voltage drops of 1.0 V , and extibit recovered charge $Q_{r}$ of $25 \mu \mathrm{C}$ and reverse recovery times $t_{r}$ of 200 ns in the given circuit. You may assume that all diodes in this problem have "snappy" reverse rcovery characteristics, and also assume that diode stored charge is the dominant canse of switching loss in this circuit. You may neglect all losses other than the semiconductor conduction losses and the switching loss induced by diode stored charge.

The curtent-biditeclinnal two-quadrant switches are realized as in Fig. 4.10(a), utilizing the MOSFET body diodes.
(a) Estimate the switching energy loss, conduction loss, and converter efficiency, when the battery is being charged at the maximum rate. The switching frequency is 100 kHz .
External diodes are now added as illustrated in Fig. 4.10(b). These diodes have forward voltage drops of 1.0 V , and exhibit recovered charge $Q_{r}$ of $5 \mu \mathrm{C}$ and reverse recovery times $t_{r}$ of 40 ns in the given circuit.
(b) Repeat the analysis of Part (a), for this case.
(c) Over what tange of switching frequencies does the addition of the external diodes improve the converter efficiency?
4.9 A switching converter operates with a switching frequency of 100 kHz . The converter wavefoms exhibit damped sinusoidal ringing, initiated by the transistor urn-off taansition, which decays slowly but eventually reaches zero before the end of the switching period. This ringing oceurs in a series resonant circnit formed by parasitic inductances and capacitances in the circuit. The froquency of the tinging is 5 MHz . During the lirst period of sinusoidal ringing, the ac inductor current reaches a peak magnitude of 0.5 A , and the ac capacitor voltage reaches a peak magnitude of 200 V . Determine the following quantities:
(a) the value of the total parasitic inductance,
(b) the value of the total parasitic capacitance,
(c) the encrgy lost per switching period, assocjated with this ringing, and
(d) the switching loss associated with this ringing.
(e) Derive a general expression for the switching loss, as a function of the switching frequency, ringing frequency, and the ringing voltage and current peak magnitudes during the first period of ringing.

## 5

## The Discontinuous Conduction Mode

When the ideal switches of a dc-dc converter are implemented using current-unidirectional and/or volt-age-unidirectional semiconductor switches, one or more new motes of operation known as discontintious conduction modes ( DCM ) can occur. The discontinuous conduction mode arises when the switching ripple in an inductor curcent or capacitor voltage is large enough to cause the polarity of the applied switch current or voltage to reverse, such that the current- or voltage-unidirectional assumptions made in realizing the switch with semiconductor devices are violated. The DCM is commonly observed in de-dc converters and rectifiers, and can also sometimes oceur in inverters or in other converters containing twoquadrant switches.

The discontimuous conduction mode typically occurs with large inductor current ripple in a converter operating at light load and containing curtent-unidirectional switches. Since it is usually required that converters operate with their loads removed, DCM is frequently encountered. Indeed, some converters are purposely designed to operate in DCM for all loads.

The properties of converters change radically in the discontinuous conduction mode. The conversion ratio $M$ becomes load-dependent, and the output impedance is increased. Control of the output may be lost when the load is removed. We will see in a later chapter that the conventer dynamics are also significantly altered.

In this chapter, the origins of the discontinuous conduction mode are explained, and the mode boundary is derived. Techniques for solution of the converter waveforms and output voltage are also described. The principles of inductor voit-second balance and capacitor charge balance must always be true in steady state, regardless of the operating mode. However, application of the small ripple approximation requires sone care, since the inductor current ripple (or one of the inductor current or capacitor voltage ripples) is not small.

Buck and boost converters are solved as examples. Characteristics of the basic buck, boost, and buck-boost converters are surnmarized in tabular form.

### 5.1 ORIGIN OF THE DISCONTINUOUS CONDUCTION MODE, AND MODE BOUNDARY

Ler us consider how the inductor and switch current waveforms change as the load power is reduced. Let's use the buck converter (Fig. 5.1) as a simple example. The inductor current $i_{L}(t)$ and diode current $i_{D}(t)$ waveforms are sketched in Fig. 5.2 for the continuous conduction mode. As described in Chapter 2, the inductor current waveform contains a dc component $l$, plus switching ripple of peak amplitude $\Delta i_{L}$. During the second subinterval, the diode current is identical to the inductor current. The minimum diode curtent during the second subinterval is equal to ( $I-\Delta i_{L}$ ); since the diode is a single-quadrant switch, operation in the continuous conduction mode requires that this current remain positive. As shown in Chapter 2, the inductor curent de component $I$ is equal to the load current:

$$
\begin{equation*}
I=\frac{V}{R} \tag{5.1}
\end{equation*}
$$

since no dc current flows through capacitor $C$. It can be seen that $I$ depends on the load resistance $R$. The

Fig. 5.1 Buck conwerter example.

(a)

(b)


Fig. 5.3 Buck converter waveforms at the boundary between the continuous and discontinuous conduction modes: (a) inductor curtent $i_{I}(t)$, (b) diode current $i_{D}(t)$.
(a)

(b)

switching ripple peak amplitude is:

$$
\begin{equation*}
\Delta i_{L}=\frac{\left(V_{g}-V\right)}{2 L} D T_{s}=\frac{V_{s} D D T_{s}}{2 L} \tag{5.2}
\end{equation*}
$$

The ripple magnitude depends on the applied voltage ( $V_{g}-V$ ). on the inductance $L$, and on the transistor conduction time $D T_{r}$. But it does not depend on the load resistance $R$. The inductor curtent ripple magnitude varies with the applied voltages rather than the applied currents.

Suppose now that the load resistance $R$ is increased, so that the de load cuttent is decreased. The de component of inductor current I will then decrease, but the ripple magnitude $\Delta i_{L}$ will remain unchanged. If we continue to increase $R$, eventually the point is reached where $I=\Delta i_{L}$, illustrated in Fig. 5.3. It can be scen that the inductor current $i_{f}(t)$ and the diode current $i_{D}(t)$ are both zero at the end of the switching period. Yet the load curtent is positive and nonzero.

What happens if we continue to increase the load resistance $R$ ? The diode cunent cannot be negative; therefore, the diode must become reverse-biased before the end of the switching period. As illustrated in Fig. 5.4, there are now three subintervals during each switching period $T_{s}$. During the first subinterval of length $D_{1} T_{s}$ the transistor conducts, and the diode conducts during the second subinterval of length $D_{2} T_{y}$, At the end of the second subinterval the diode current reaches zero, and for the remainder of the switching period neither the transistor nor the diode conduct. The converter operates in the discontinuous conduction mode.

Figure 5.3 suggests a way to find the boundary between the continuous and discontinuous conduction modes. It can be seen that, for this buck converter example, the diode current is positive over the entire interval $D T_{s}<t<T_{s}$ provided that $I>\Delta i_{L}$. Hence, the conditions for operation in the continuous and discontinuous conduction modes are:

Fig. 5.4 Buck comverter waveforms in the discontinuous conduction mode: (a) inductor current $i_{L}(t)$, (b) diode current $i_{j}(t)$.
(a)

(b)


$$
\begin{align*}
& l>\Delta i_{L} \text { for } \mathrm{CCM}  \tag{5.3}\\
& I<\Delta i_{L} \text { for } \mathrm{DCM}
\end{align*}
$$

where $I$ and $\Delta i_{L}$ are found assurning that the converter operates in the continuous conduction mode. Insertion of Eqs. (5.1) and (5.2) into Eq. (5.3) yields the following condition for operation in the discontinuous conduction mode:

$$
\begin{equation*}
\frac{D V_{g}}{R}<\frac{D D T_{n} V_{g}}{2 L} \tag{5.4}
\end{equation*}
$$

Simplification leads to

$$
\begin{equation*}
\frac{2 L}{R T_{s}}<D^{\prime} \tag{5.5}
\end{equation*}
$$

This can also be expressed

$$
\begin{equation*}
K<K_{\text {wiv }}(D) \quad \text { for DCM } \tag{5.6}
\end{equation*}
$$

where

$$
K=\frac{2 L}{R T_{s}} \quad \text { and } \quad K_{c . m}(D)=D^{\prime}
$$

Fig. 5.5 Buck converter $K_{\text {crir }}(D)$ vs. $D$. The converter operates in CCM when $K>K_{\text {wrin }}$, and in DCM when $K<K_{\text {crir }}$.


The dimensionless parameter $K$ is a measure of the tendency of a converter to operate in the discontinuous conduction mode. Large values of $K$ lead to continuous mode operation, while small values lead to the discontinuous mode for some values of duly cycle. The critical value of $K$ at the boundary between modes, $K_{\text {crit }}(D)$, is a function of duty cycle, and is equal to $D^{\prime}$ for the buck converter.

The critical value $K_{\text {crit }}(D)$ is plotted vs. duty cycle $D$ in Fig. 5.5. An arbitrary choice of $K$ is also illustrated. For the values shown, it can be seen that the converter operates in DCM at low duty cycle, and in CCM at high duty cycle. Figure 5.6 illustrates what happens with heavier loading. The load resistance $R$ is reduced in value, such that $K$ is larger. If $K$ is greater than one, then the converter operates in the continuous conduction mode for all duly cycles.

It is natural to express the mode boundary in terms of the load resistance $R$, rather than the dimensionless parameter $K$. Equation (5.6) can be rearranged to directly expose the dependence of the mode boundary on the load resistance:

$$
\begin{array}{ll}
R<R_{c i m}(D) & \text { for } \mathrm{CCM}  \tag{5.7}\\
R>R_{\text {cril }}(D) & \text { for } \mathrm{DCM}
\end{array}
$$

where

$$
R_{\text {crir }}(D)=\frac{\partial L}{D T_{s}}
$$

So the converter enters the discontinuous conduction mode when the load resistance $R$ exceeds the critical value $R_{\text {cric }}$. This critical value depends on the inductance, the switching period, and the duty cycle. Note that, since $D^{\prime} \leq 1$, the minimum value of $R_{\text {crit }}$ is $2 L / T_{v}$. Therefore, if $R<2 L / T_{s}$, then the converter will operate in the conlinuous conduction mode for all duty cycles.

These results can be applied to loads that are not pure linear resistors. An effective load resis-

Fig. 5.6 Comparison of $K$ with $K_{\text {cerit }}(D)$, for a larger value of $K$. Since $K>1$, the converter operates in CCM for all $D$.


Table 5.1 CCM-DCM mode boundaries for the buck, boost, and back-boost converters

| Converter | $K_{\text {rrin }}(D)$ | $\max _{0 \leq D \leq 1}\left(K_{c r i d}\right)$ | $R_{\text {crij }}(D)$ | $\min _{0 \leq D \leq 1}\left(R_{\text {criil }}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| Buck | (1-D) | 1 | $\frac{2 L}{(1-D) T_{s}}$ | $2 \frac{L_{s}}{T_{s}}$ |
| Boost | $D(1-D)^{2}$ | $\frac{4}{27}$ | $\frac{2 L}{D(1-D)^{2} T_{s}}$ | $\frac{27}{2} \frac{L}{T_{s}}$ |
| Buck-boost | $(1-D)^{2}$ | 1 | $\frac{2 L}{(1-D)^{2} T_{s}}-$ | $2 \frac{L}{T}$ |

tance $R$ is defined as the ratio of the de output voltage to the de load current: $R=V / I$. This effective load resistance is then used in the above equations.

A similar mode boundary analysis can be performed for other converters. The boost converler is analyzed in Section 5.3, while analysis of the buck-boost converter is lefi as a homework problem. The results are listed in Table 5.1 , for the three basic do-dc converters. In each case, the dimensionless parameter $K$ is defined as $K=2 L / R T_{s}$, and the mode boundary is given by

$$
\begin{array}{llll}
K>K_{\text {crir }}(D) & \text { or } & R<R_{c r i r}(D) & \text { for } \mathrm{CCM}  \tag{5.8}\\
K<K_{\text {crir }}(D) & \text { or } & R>R_{\text {crir }}(D) & \text { for } D C M
\end{array}
$$

### 5.2 ANALYSIS OF THE CONVERSION RATIO $M(D, K)$

With a few modifications, the same techniques and approximations developed in Chapter 2 for the steady-state analysis of the continuous conduction mode may be applied to the discontinuous conduction mode.
(a) Inductor woit-second balance. The de component of the voltage applied to an inductor must be zero:

$$
\begin{equation*}
\left\langle v_{c}\right\rangle=\frac{1}{T_{s}} \int_{0}^{r_{s}} v_{i}(t) d=0 \tag{5.9}
\end{equation*}
$$

(b) Capacitor charge batance. The de component of curent applied to a capacitor must be zero:

$$
\begin{equation*}
\left\langle i_{c}\right\rangle=\frac{1}{T_{s}} \int_{0}^{T_{s}} i_{\sigma}(0) d t=0 \tag{5.10}
\end{equation*}
$$

These principles must be true for any circuit that operates in steady state, regardless of the operating mode.
(c) The linear ripple appoxination. Care must be used when employing the linear fipple approximation in the discontinnous conduction mode.
(i) Ourput copacitor voliage ripple. Regardless of the operating mode, it is required that the output voltage ripple be small. Hence, for a well-designed converter operaling in the discontinuous conduction mode, the peak output voltage ripple $\Delta v$ should be much smaller in magnitude than the output voltage de component $V$. So the linear ripple approximation applies to the output voltage waveform:

$$
\begin{equation*}
v(t)=V \tag{5.11}
\end{equation*}
$$

(ii) Inductor carrent ripple. By delinition, the inductor current ripple is not small in the discontinuous conduction mode. Indeed, Eq. (5.3) states that the inductor current ripple $\Delta i_{L}$ is greater in magnitude than the de component $I$. So neglecting the inductor cument ripple leads to inaceurate results. In ofther converters, several inductor currents, or a capacior voltage, may contain large switching ripple which should not be neglected.

The equations necessary for solution of the voltage conversion ratio can be obtained by invoking voltsecond balance for each inductor voltage, and charge balance for each capacitor current, in the network. The switching ripple is ignored in the output capacitor voltage, but the inductor current switching ripple must be accounted for in this buck converter example.

Let us analyze the conversion ratio $M=V / V_{y}$ of the buck converter of Eq. (5.1). When the transistor conducts, for $0<t<D_{1} T_{s}$, the converter circuit reduces to the network of Fig. 5.7(a). The inductor voltage and capacitor current are given by

$$
\begin{align*}
& v_{L}(t)=V_{B}-v(t) \\
& i_{C}(t)=i_{L}(t)-\frac{v(t)}{R} \tag{5.12}
\end{align*}
$$

By making the linear ripple approximation, to ignore the output capacitor voltage ripple, one obtains

Fig. 5.7 Buck converter circuits for operation in the discontinuous conduction mode: (a) during subinterval 1 , (b) during subinterval 2. (c) during subinterval 3.
(a)

(b)

(c)


$$
\begin{align*}
& v_{L}(t)=V_{g}-V \\
& i_{C}(t)=i_{r}(t)-\frac{V}{R} \tag{5.13}
\end{align*}
$$

Note that the inductor current ripple has not been ignored.
The diode conducts during subinterval $2, D_{1} T_{s}<t<\left(D_{1}+D_{2}\right) T_{5}$. The circuit then reduces to Fig. 5.7(b). The inductor voltage and capacitor curtent are given by

$$
\begin{align*}
& v_{L}(t)=-v(t) \\
& i_{C}(t)=i_{L}(t)-\frac{v(t)}{R} \tag{5,14}
\end{align*}
$$

By neglecting the ripple it the output capacitor voltage, one obtains

$$
\begin{align*}
& v_{L}(r) \approx-V \\
& i_{C}(t)=i_{L}(t)-\frac{V}{R} \tag{5,15}
\end{align*}
$$

The diode becomes reverse-biased at time $t=\left(D_{1}+D_{2}\right) T_{s^{-}}$. The circuit is then as shown in Fig. 5.7(c), with both tramsistor and diode in the off state. The inductor voltage and inductor current are both zero for the remainder of the switching period $\left(D_{1}+D_{2}\right) T_{s} \leqslant l<T_{s}$. The network equations for the third subinterval are given by

$$
\begin{align*}
& v_{L}=0, \quad i_{L}=0 \\
& i_{C}(t)=i_{L}(t)-\frac{\nu(t)}{R} \tag{5.16}
\end{align*}
$$

Note that the inductor cument is constant and equal to zero during the third subinterval, and therefore the inductor voltage must also be zero in accordance with the relalionship $v_{L}(t)=L d i_{L}(t) / d t$. In practice, parasitic ringing is observed during this subinterval. This ringing occurs owing to the resonant circuit formed by the inductor and the semiconductor device capacitances, and typically has little influence on the converter steady-state properties. Again ignoring the output capacitor voltage ripple, one obtains

$$
\begin{align*}
& v_{L}(t)=0 \\
& i_{C}(t)=-\frac{V}{R} \tag{5.17}
\end{align*}
$$

Equations (5.13), (5.15), and (5.17) can now be used to plot the inductor voltage waveform as in Fig. 5.8. According to the principle of inductor volt-second balance, the de component of this waveform must be zero. Since the waveform is rectangular, its dc component (or average value) is easily evaluated:

$$
\begin{equation*}
\left\langle v_{L}(f)\right\rangle=D_{1}\left(V_{s}-V\right)+D_{2}(-V]+D_{3}(0)=0 \tag{5.18}
\end{equation*}
$$

Solution for the output voltage yields

$$
\begin{equation*}
V=V_{s} \frac{D_{1}}{D_{1}+D_{2}} \tag{5.19}
\end{equation*}
$$

The transistor duty cycle $D$ (which coincides with the subinterval I duty cycle $D_{1}$ ) is the control input to the converter, and can be considered known. But the subinterval 2 duty cycle $D_{2}$ is unknown, and hence

Fig. 5.8 Inductor voltage waveform $v_{L}(t)$, buck converter operating in discontinuous conduction mode.
 another equation is needed to eliminate $D_{2}$ and solve for the output voltage $V$.

The second equation is obtained by use of capacitor charge balance. The connection of the capacitor to its adjacent components is detailed in Fig. 5.9. The node equation of this network is

$$
\begin{equation*}
i_{L}(t)=i_{C}(t)+\frac{p(t)}{R} \tag{5.20}
\end{equation*}
$$

By capacitor charge balance, the de component of capacitor current must be zero:

$$
\begin{equation*}
\left\langle i_{c}\right\rangle=0 \tag{5.21}
\end{equation*}
$$

Therefore, the de load current must be supplied entirely by the other elements connected to the node. In particular, for the case of the buck converter, the de component of inductor current must be equal to the de load curtent:

$$
\begin{equation*}
\left\langle i_{i}\right\rangle=\frac{V}{R} \tag{5.22}
\end{equation*}
$$

So we need to compute the de component of the inductor current.
Since the inductor current ripple is not small, determination of the inductor current de component requires that we examine the curtent waveform in detail. The inductor current waveform is sketched in Fig. 5.10. The current begins the switching period at zero, and increases during the first subinterval with a constant slope, given by the applied voltage divided by the inductance. The peak inductor current $i_{p k}$ is equal to the constant slope, multiplied by the length of the first subinterval:

$$
\begin{equation*}
i_{L}\left(D_{1} T_{\dot{p}}\right)=i_{p k}=\frac{V_{\mathrm{k}}-V}{L} D_{1} T_{s} \tag{5.23}
\end{equation*}
$$

The de component of the inductor current is again the average value:

$$
\begin{equation*}
\left\langle i_{t}\right\rangle=\frac{1}{T_{s}} \int_{0}^{T_{s}} i_{L}(t) d t \tag{5.24}
\end{equation*}
$$

Fig. 5.9 Connection of the output capacitor to adjacent components.


Fig. 5.10 Inductor current waveform $i_{L}(t)$, buck converter operating in discontinuous conduction mode.


The integral, or area under the il( $t$ ) curve, is the area of the triangle having height $i_{j k}$ and base dimension $\left(D_{1}+D_{2}\right) T_{s}$. Use of the triangle area formula yields

$$
\begin{equation*}
\int_{0}^{T_{s}} i_{r}(t) d t=\frac{1}{2} i_{p 1}\left[D_{1}+D_{2}\right) T_{s} \tag{5.25}
\end{equation*}
$$

Substitution of Eqs. (5.23) and (5.25) into Eq. (5.24) leads to

$$
\begin{equation*}
\left\langle i_{i}\right\rangle=\left(V_{s}-V\right)\left(\frac{D_{1} T_{s}}{2 L}\right)\left(D_{1}+D_{2}\right) \tag{5.26}
\end{equation*}
$$

Finally, by equating this result to the do load current, according to Eq. (5.22), we obtain

$$
\begin{equation*}
\frac{V}{R}=\frac{D_{1} T_{3}}{2 L}\left(D_{l}+D_{2}\right),\left(V_{g}-V\right) \tag{5.27}
\end{equation*}
$$

Thus, we have two unknowns, $V$ and $D_{2}$, and we have two equations. The first cquation, Eq. (5.19), was obtained by inductor volt-second balance, while the second equation, Eq. (5.27), was obtained using capacitor chatge balance. Elimination of $D_{2}$ from the two equations, and solution for the voltage conversion ratio $M\left(D_{1}, K\right)=V / V_{g}$, yields

$$
\begin{equation*}
\frac{V}{V_{g}}=\frac{2}{1+\sqrt{1+\frac{4 K}{D_{1}^{2}}}} \tag{5.28}
\end{equation*}
$$

$$
\begin{array}{ll}
\text { where } & K=2 L / R T_{s} \\
\text { vald for } & K<K_{\text {crii }}
\end{array}
$$

This is the solution of the buck converter operating in discontinuous conduction mode.
The complete buck converter characteristics, including both continuous and discontinuous conduction modes, are therefore

Fig. 5.11 Voltage conversion ratio $M(D, K)$, buck converter.

$$
M(D, K)
$$

where the transistor duty cycle $D$ is identical to the subinterval 1 duty cycle $D_{1}$ of the above derivation. These characteristics are plotted in Fig. 5.11, for several values of $K$. It can be seen that the etfect of the discontinuous conduction mode is to cause the ourput voltage to increase. As $K$ tends to zero (the unloaded case), $M$ tends to unity for all nonzero $D$. The characteristics are continuous, and Eq. (5.28) intersects the CCM characteristic $M=D$ at the mode boundary.

### 5.3 BOOST CONVERTER EXAMPLE

As a second example, consider the boost converter of Fig. 5.12. Let's determine the boundary between modes, and solve for the conversion ratio in the discontinuous conduction mode. Behavior of the boost converter operating in the continuous conduction mode was analyzed previously, in Section 2.3 , and expressions for the inductor current de component $I$ and ripple peak magnitude $\Delta i_{L}$ were found.

When the diode conducts, its current is identical to the inductor current $i_{L}(t)$. As can be seen from Fig. 2.18, the minmum value of the inductor current during the diode conduction subinterval $D T_{s}<t<T_{s}$ is $\left(I-\Delta i_{L}\right)$. If this minimum current is positive, then the diode is forward-biased for the entire subinterval $D T_{s}<t<T_{s}$, and the converter operates in the continwous conduction mode. So the conditions for operation of the boost converter in the contimuous and discontinuous conduction modes are:

Fig. 5.12 Boost converter example.

which is identical to the results for the buck converter. Substitution of the CCM solutions for I and $\Delta i_{b}$, Eqs. (2-39) and (2-43), yields

$$
\begin{equation*}
\frac{V_{s}}{D^{\prime} R}>\frac{D T_{s} V_{s}}{2 L} \quad \text { for } \mathrm{CCM} \tag{5,31}
\end{equation*}
$$

This equation can be rearranged to obtain

$$
\begin{equation*}
\frac{2 L}{R T_{5}}>D D^{2} \quad \text { for } \mathrm{CCM} \tag{5.32}
\end{equation*}
$$

which is in the standard form

$$
\begin{array}{ll}
K>K_{\text {criv }}(D) & \text { for } \mathrm{CCM}  \tag{5.33}\\
K<K_{c m i}(D) & \text { for DCM }
\end{array}
$$

Fig. 5.13 Boost converter $K_{\text {cris }}(D)$ vs. D.


Fig. 5.14 Comparison of $K$ with $K_{\text {crir }}(D)$.

where

$$
K=\frac{2 L}{R T_{a}^{\prime}} \quad \text { and } \quad K_{c r i}(D)=D D^{2}
$$

The conditions for operation in the continuous or discontinuous conduction modes are of similar form to those for the buck converter; however, the critical value $K_{\text {cris }}(D)$ is a different function of the duty cycle $D$. The dependence of $K_{\text {crit }}(D)$ on the duty cycle $D$ is ploted in Fig. 5.13 . $K_{\text {cris }}(D)$ is zero at $D=0$ and at $D=1$, and has a maximum value of $4 / 27$ at $D=1 / 3$. Hence, if $K$ is greater than $4 / 27$, then the converter operates in the continuous conduction node for all $D$. Figure 5.14 illustrates what happens when $K$ is less than $4 / 27$. The converter then operates in the discontinuous conduction mode for some intermediate range of values of $D$ ncar $D=1 / 3$. But the converter operates in the continuous conduction mode near $D=0$ and $D=1$. Unlike the buck converter, the boost converter must operate in the continuous conduction mode near $D=0$ because the ripple magnitude approaches zero while the de component $/$ does not,

Next, let us analyze the conversion ratio $M=V / V_{p}$ of the boost converter. When the transistor conducts, for the subinterval $0<t<D_{1} T_{5}$, the conventer circuit reduces to the circuit of $5.15(a)$. The inductor voltage and capacitor current are given by

$$
\begin{align*}
& v_{L}(t)=V_{R}  \tag{5.34}\\
& i_{-}(t)=-\frac{v(t)}{R}
\end{align*}
$$

Use of the linear ripple approximation, to ignote the output capacitor voltage ripple, leads to

$$
\begin{align*}
& v_{L}(f)=V_{k} \\
& i_{c}(f)=-\frac{V}{R} \tag{5.35}
\end{align*}
$$

During the second subinterval $D_{1} T_{4}<t<\left(D_{1}+D_{2}\right) T_{s}$, the diode conducts. The circuit then reduces to

Fig. 5.15 Boost converter circuits: (a) during subinterval $1,0<t<D_{1} T_{s^{*}}$ (b) during subinterval 2, $D_{1} T_{s}<t<\left(D_{1}+D_{2}\right) T_{s}$, (c) daring subinterval 3 , $\left(D_{1}+D_{2}\right) T_{s}<t<T_{s}$.


Fig. 5.15(b). The inductor voltage and capacitor cument are given by

$$
\begin{align*}
& v_{L}(t)=V_{g}-v(t) \\
& i_{C}(f)=i(t)-\frac{v(t)}{R} \tag{5,36}
\end{align*}
$$

Neglect of the output capacitor voltage ripple yields

$$
\begin{align*}
& V_{L}(t)=V_{g}-V  \tag{5,37}\\
& i_{C}(t) \approx i(t)-\frac{V}{R}
\end{align*}
$$

The inductor current ripple has not been neglected.
During the third subinterval, $\left(D_{1}+D_{2}\right) T_{s}<t<T_{5}$, both transistor and diode are in the off state, and Fig. $5.15(c)$ is obtained. The network equations are:

$$
\begin{align*}
& v_{L}=0, \quad i=0 \\
& i_{C}(t)=-\frac{v(b)}{R} \tag{5.38}
\end{align*}
$$

Use of the small-ripple approximation yields

Fig. 5.16 Inductor voltage waveform $v_{t}(t)$, boost converter operating in discominuous condaction node.


$$
\begin{align*}
& v_{L}(t)=0  \tag{5.39}\\
& i_{C}(t)=-\frac{V}{R}
\end{align*}
$$

Equations (5.35), (5.37), and (5.39) are now used to sketch the inductor voltage waveform as in Fig. 5.16. By volt-second balance, this waveform must have zero de component when the converter operates in steady state. By equating the average value of this $v_{L}(b)$ waveform to zero, one obtains

$$
\begin{equation*}
D_{1} V_{s}+D_{2}\left(V_{8}-V\right)+D_{3}(0)=0 \tag{5.40}
\end{equation*}
$$

Solution for the output voltage $V$ yields

$$
\begin{equation*}
V=\frac{D_{1}+D_{2}}{D_{2}} v_{4} \tag{5.4l}
\end{equation*}
$$

The diode duty cycle $D_{2}$ is agan an unknown, and so a second equation is needed for elimination of $D_{2}$ before the output voltage $V$ can be found.

We can again use capacitor charge balance to obtain the second equation. The connection of the output capacitor to its adjacent components is detailed in Fig. 5.17. Unlike the buck converter, the diode in the boost converter is connected to the output node. The node equation of Fig. 5.17 is

$$
\begin{equation*}
i_{0}(t)=i_{C}(t)+\frac{v(t)}{R} \tag{5.42}
\end{equation*}
$$

where $i_{D}(t)$ is the diode current. By capacitor charge balance, the capacitor current $i_{C}(t)$ must have zero dc component int steady state. Therefore, the diode current de component ( $i_{D}$ ) must be equal to the de component of the load curent:

$$
\begin{equation*}
\left\langle i_{D}\right\rangle=\frac{V}{R} \tag{5.43}
\end{equation*}
$$

So we need to sketch the diode current waveform, and find its de component.

Fig. 5.17 Connection of the output capacitor to adjacent components in the boost converter.


Fig. 5.18 Boost converter waveforms in the discontinuous conduction mode: (a) inductor current $i(t)$, (b) diode current
(a)
 $i_{i}(t)$
(b)


The waveforms of the inductor cuncnt $i(t)$ and diode cument $i_{D}(t)$ are ilfustrated in Fig. 5.18. The inductor current begins at zero, and rises to a peak value $i_{p k}$ during the first subinterval. This peak value $i_{p k}$ is equal to the slope $V_{s} / L$, multiplied by the length of the first subinterval, $D_{1} T_{s}$ :

$$
\begin{equation*}
i_{\mathrm{pt}}=\frac{V_{\mathrm{s}}}{L} D_{1} T_{s} \tag{5.44}
\end{equation*}
$$

The diode conducts during the second subinterval, and the inductor curent then decreases to zero, where it remains during the third subinterval. The diode current $i_{D}(t)$ is identical to the inductor current $i(t)$ during the second subinterval. During the first and third subintervals, the diode is reverse-biased and hence $i_{D}(t)$ is zero.

The de component of the diode cunent, $\left\langle i_{D}\right\rangle$, is:

$$
\begin{equation*}
\left\langle i_{D}\right\rangle=\frac{1}{T_{S}} \int_{N}^{T_{n}} i_{N}(t) d t \tag{5.45}
\end{equation*}
$$

The integral is the area under the $i_{0}(t)$ waveform. As illustrated in Fig. $5.18(\mathrm{~b})$, this area is the area of the triangle having peak value $i_{p k}$ and base dimension $D_{2} T_{s}$;

$$
\begin{equation*}
\int_{4}^{T_{n}} i_{D}(t) d t=\frac{1}{2} i_{p k} D_{7} T_{s} \tag{5.46}
\end{equation*}
$$

Substitution of Eqs. (5.44) and (5.46) into Eq. (5.45) leads to the following expression for the do component of the diode corrent:

$$
\begin{equation*}
\left\langle i_{\nu}\right\rangle=\frac{1}{T_{s}}\left\{\frac{1}{2} i_{p} D_{2} T_{s}\right\}=\frac{V_{s} D_{1} D_{2} T_{s}}{2 L} \tag{5.47}
\end{equation*}
$$

By equating this expression to the dc load current as in Eq. (5.43), one obtains the final result

$$
\begin{equation*}
\frac{V_{q} D_{1} D_{2} T_{s}}{2 L}=\frac{V}{R} \tag{5.48}
\end{equation*}
$$

So now we have two unknowns, $V$ and $D_{2}$. We have two equations: Eq. ( 5.41 ) obtained va inductor voltsecond balance, and Eq. ( 5.48 ) obtained using capacitor charge balance. Let us now eliminate $D_{2}$ from this system of cquations, and solve for the output voltage V. Solution of Eq. (5.41) for $D_{2}$ yields

$$
\begin{equation*}
D_{2}=D_{1} \frac{V_{k}}{V-V_{g}} \tag{549}
\end{equation*}
$$

By inserting this result into Eq. (5.48), and reananging terms, one obtains the following quadratic equation:

$$
\begin{equation*}
V^{2}-V V_{s}-\frac{V^{2} D_{1}^{2}}{--K^{-}}=0 \tag{5.50}
\end{equation*}
$$

Use of the quadratic formula yields

$$
\begin{equation*}
\frac{V}{V_{g}}=\frac{1 \pm \sqrt{1+\frac{4 D_{1}^{2}}{K_{-}^{2}}}}{2} \tag{5.51}
\end{equation*}
$$

The quadratic equation has two roots: one of the roots of Eq. ( 5.51 ) is positive, while the other is negative. We already know that the output voltage of the boost converter should be positive, and indeed, from Eq. ( 5.41 ), it can be seen that $W / V_{g}$ must be positive since the duty cycles $D_{1}$ and $D_{2}$ are positive. So we should select the positive root:

$$
\begin{align*}
& \frac{Y}{V_{s}}=M\left(D_{1}, K\right)=\frac{1+\sqrt{1+\frac{4 D_{1}^{2}}{K}}}{2}  \tag{5.52}\\
& \text { where } \\
& \text { valid for } \quad K=2 L / R T_{s} \\
& \quad K<K_{c r i n}(D)
\end{align*}
$$

This is the solution of the boost converter operating in the discontinuous conduction mode.
The complete boost converter characteristics, including both contimuos and discontinuous conduction modes, are

$$
M=\left\{\begin{array}{cl}
\frac{1}{1-\bar{D}} & \text { for } K>K_{\text {crit }}  \tag{5.53}\\
\frac{1+\sqrt{1+\frac{4 D^{2}}{K}}}{2} & \text { for } K<K_{\text {cris }}
\end{array}\right.
$$

Fig. 5.19 Voltage conversion ratio $M(D$. $K$ ) of the boost converter, including both continuous and discontinumus conduction modes


These characteristics are ploted in Fig. 5.19, for several values of $K$. As in the buck converter, the effect of the discontinuous conduction mode is to cause the output voltage to increase. The DCM portions of the characteristics are nearly linear, and can be approximated as

$$
\begin{equation*}
M=\frac{1}{2}+\frac{D}{\sqrt{K}} \tag{5.54}
\end{equation*}
$$

### 5.4 SUMMARY OF RESULTS AND KEY POINTS

The characteristics of the basic buck, boost, and buck-boost are summarized in Table 5.2. Expressions for $K_{\text {crit }}(D)$. as well as for the solutions of the de conversion ratios in CCM and DCM, and for the DCM diode conduction duty cycle $D_{2}$, are given.

The de conversion ratios of the DCM buck, boost, and buck-boost converters are compared in
Table 5.2 Summary of CCM-DCM characteristics for the buck, boost, and buck-boost converters


Fig. 5.20 Comparison of de conversion ralios of the buck-boost, buck, and boost converters operated in the discontinuous conduction mode.


Fig. 5.20. The buck-boost characteristic is a line with slope $1 / \sqrt{K}$. The characteristics of the buck and the boost converters are both asymptotic to this line, as well as to the line $M=1$. Hence, when operated deeply into the discontinuous conduction mode, the boost converter characteristic becomes nearly linear with slope $1 / \sqrt{K}$, especially at high duty cycie. Likewise, the buck converter characteristic becomes nearly linear with the same slope, when operated deeply into discontinuons conduction mode al low duly cycle.

The following are the key points of this chapter:

1. The discontinuous conduction mode occurs in converters containing current- or voltage-unidirectionat switches, when the inductor current or capacitor voltage ripple is large enough to cause the switch current or voltage to reverse polarity
2. Conditions for operation in the discontinuous conduction mode can be found by determining when the inductor current or capacitor voltage ripples and de components cause the switch on state current or off state vollage to reverse polarity.
3. The de conversion ratio $M$ of converters operating in the discontinuous conduction mode can be found by application of the principles of inductor voll-second and capacitor charge balance.
4. Extra care is required when applying the small-ripple approximation. Some wavelorms, such as the output voltage, should have small ripple which can be neglecled. Other waveforms, such as one or more inductor curtents, may have large ripple that cannot be ignored.
5. The characteristics of a converter changes significantly when the converter enters DCM. The output woltage becomes load-dependent, resulting in an increase in the converter output impedance.

## Problems

5.1 The elements of the buck-brost converter of Fig. 5.21 are ideal: all losses may be ignored. Your results for parts (a) and (b) should agree with Table 5.2.


Fig. 5.21 Buck-brost converter of Problems 5.1 and 5.13.
(a) Show that the converter operates in discontinuous conduction mode when $K<K_{\text {crip }}$, and derive expressions for $K$ and $K_{\text {cris }}$.
(b) Derive ath expression for the dc conversion ratio $V / V_{g}$ of the buck-boost converter operating in discontinuous conduction mode.
(c) For $K=0.1$, plot $W / V_{g}$ over the entire cange $0 \leq D \leq 1$.
(d) Sketch the inductor voltage and current waveforms for $K=0.1$ and $D=0.3$. Label salient features.
(e) What happens to $V$ at no load $(R \rightarrow \infty)$ ? Explain why physically.
5.2 A certain buck converter contains a synchronous rectifer, as described in Section 4.1.5.
(a) Does this conventer operate in the discontimuous conduction mode at light load? Explain.
(b) The load resistance is disconnected ( $R \rightarrow \infty$ ) , and the converter is operated with duty cycle 0.5 . Sketch the inductor current waveform.
5.3 An unregulated de input voltage $V_{g}$ varies over the range $35 \mathrm{~V} \leq V_{g} \leq 70 \mathrm{~V}$ A buck converter reduces this voltage to 28 V ; a leedback loop varies the duty cycle as necessary such that the converter outpul voltage is always equai to 28 V . The load power varies over the range $10 \mathrm{~W} \leq P_{\text {tout }} \leq 1000 \mathrm{~W}$. The element values are:
$L=22 \mu \mathrm{H}$
$C=470 \mu F$
$f_{s}=75 \mathrm{kHz}$

Losses may be ignored.
(a) Over what range of $V_{g}$ and load curent does the converter operate in CCM ?
(b) Determine the maximum and minimunu values of the steady-state transistor dury cycle.
5.4 The transistors in the converter of Fig. 5.22 are driven by the same gate drive signal, so that they turn on and off in syachronism with duty cycle $D$.
(a) Determine the conditions under which this converter operates in the discontinuous conduction mode, as a function of the


Fig. 5.22 Wakins-Johnson converter of Problem 5.4.
and the dimensionless parameter $K=2 L R T_{x}$.
(b) What happens to your answer to Part (a) for $D<0.5$ ?
(c) Derive an expression for the de conversion ratio $M(D, K)$. Sketch $M$ vs. $D$ for $K=10$ and for $K=0.1$, over the range $0 \leq D \leq 1$.
5.5 DCM mode boundary analysis of the Cuk converter of Fig. 5.23. The capacitor voltage ripples are small


Fig. 5.23 Cuk comerter, Problems 5.5, 5.6, 5.11, and 5.12
(a) Sketch the diode curtent waveform for CCM operation. Find its peak value, in terms of the ripple magnitudes $\Delta i_{L_{1}}, \Delta i_{L_{2}}$, and the de components $I_{1}$ and $I_{2}$, of the two inductor currents $i_{L 1}(t)$ and $i_{c}(0)$, respectively.
(b) Derive an expression tor the conditions under which the Cuk converter operates in the discontinuous conduction mode. Express your result in the form $K<K_{\mathrm{crin}}(D)$, and give formulas for $K$ and $K_{c r i t}(D)$.
5.6 DCM conversion ratio analysis of the Cuk converter of Fig. 5.23.
(a) Suppose that the converter operates at the boundary between CCM and DCM, with the following element and parameter values:

$$
\begin{array}{ll}
D=0.4 & f_{5}=100 \mathrm{kH} 2 \\
V_{S}=120 \mathrm{~V} & R=10 \Omega \\
L_{1}=54 \mu \mathrm{H} & L_{2}=27 \mu \mathrm{H} \\
C_{1}=47 \mu \mathrm{~F} & C_{2}=100 \mu \mathrm{~F}
\end{array}
$$

Sketch the diode cufrent waveform $i_{D}\left(\right.$ ) , and the inductor curcent waveforms $i_{1}(t)$ and $i_{2}(t)$. Label the magnitudes of the ripples and do components of these waveforms.
(b) Suppose next that the converter operates in the discontinuous condaction mode, with a different choice of parameter and clement values. Derive an analytical expression for the de conversion ratio $M(D, K)$.
(c) Sketch the diode current waveform $i_{D}(t)$, and the inductor current waveforms $i_{1}(t)$ and $i_{2}(t)$, for operalien in the discontinuous conduction mode.
5.7 DCM mode boundary amalysis of the SEPIC of Fig. 5.24
(a) Sketch the diode current waveform for CCM operation. Find its peak value, in terms of the ripple magniludes $\Delta i_{L 1}, \Delta i_{i 2}$, and the do components $I_{1}$ and $I_{2}$, of the two inductor currents $i_{L 1}$ ( $)$ and $i_{L 2}(t)$, icspectively.
(b) Derive an expression for the conditions under which the SEPIC operates in the disconlinuous conduction mode. Express your result in the form $K<K_{\text {crid }}(D)$, and give formulas for $K$ and $K_{\text {cris }}(D)$.
5.8 DCM conversion catio analysis of the SEPIC of Fig. 5.24,
(a) Suppose that the converter operates at the boundary between CCM and DCM, with the follow-


Fig. 5.24 SEPIC, Problems 5.7 and 58.
ing element and parameter values:

$$
\begin{array}{ll}
D=0.225 & f_{s}=100 \mathrm{kHz} \\
V_{g}=120 \mathrm{~V} & R=10 \Omega \\
L_{1}=50 \mu \mathrm{H} & L_{2}=75 \mu \mathrm{H} \\
C_{1}=47 \mu \mathrm{~F} & C 2=200 \mu \mathrm{~F}
\end{array}
$$

Sketch the diade curfent waveform $i_{D}(t)$, and the inductor current waveforms $i_{1}(t)$ and $i_{2}(t)$. Label the magnitudes of the tipples and dc components of these waveforms.
(b) Suppose next that the converter operates in the discontinuous conduction mode, with a different choice of parameter and element values. Derive an analytical expression for the de conversion ratio $M(D, K)$.
(c) Sketch the diode current waveform $i_{D}(t)$, and the inductor curent waveforms $i_{1}(t)$ and $i_{2}(t)$, for operation in the discontinuous conduction mode.
5.9 An $L-C$ input filter is added to a buck converter as illustrated in Fig. 5.25. Inductors $L_{1}$ and $L_{2}$ and capacitor $C_{2}$ are large in value, such that their switching ripples are small. All losses can be ncglected.


Fig. 5.25 Buck converter with input filter, Problems 5.9 and 5.10.
(a) Sketch the capacitor $C_{1}$ valtage waveform $v_{1}(t)$, and derive expressions for its de component $V_{\text {}}$ and peak ripple magnitude $\Delta r_{1}$.
(b) The load current is increased ( $R$ is decreased in value) such that $\Delta v_{1}$ is greater than $V_{i}$.
(i) Sketch the capacitor voltage waveform $w_{1}(\mathrm{f})$.
(ii) For each subinterval, determine which semiconductor devices conducl.
(iii) Determine the conditions under which the discontinuous conduction mode occurs. Express your result in the form $K<K_{\text {cri }}(D)$, and give formulas for $K$ and $K_{\text {crir }}(D)$.

Derive an expression for the conversion ratio $M(D . K)$ of the DCM converter described in the previous problen. Note: $D$ is the transistor duty cycle.
5.11 In the Cuk converter of Fig. 5.23. inductors $L_{1}$ and $L_{2}$ and capacitor $C_{2}$ are large in value, such that their switching ripples are smadl. All losses can be neglected.
(a) Assuming that the converter operales in CCM , sketch the capacitor $C_{1}$ voltage waveform $v_{0}($ ( ) , and derive expressions tor its de componcon $V_{1}$ and peak ripple magnitude $\Delta v_{\mathrm{Cl}}$.
(b) The load current is increased ( $R$ is decreased in value) such that $\Delta v_{C l}$ is greater than $V_{1}$.
(i) Sketch the capacitor voltage waveform $v_{C 1}(f)$.
(ii) For cach subinterval, deternine which semiconductor devices conduct.
(iii) Determine the condilions under which the discontinuous conduction mode occurs. Express your result in the form $K<K_{c r i f}(D)$, and give formulas for $K$ and $K_{\text {crif }}(D)$.
5.12 Derive an expression for the conversion ratio $M(D, K)$ of the $D C M$ Cuk converter described in the previous problem. Note: $D$ is the transistor duty cycle.
5.13 A DCM buck-boost converter as in Fig. 5.21 is to be designed to operate under the following conditions:

$$
\begin{aligned}
& 136 \mathrm{~V} \leq V_{s} \leq 204 \mathrm{~V} \\
& 5 \mathrm{~W} \leq P_{\text {lowd }} \leq 100 \mathrm{~W} \\
& V=-150 \mathrm{~V} \\
& f_{s}=100 \mathrm{kHz}
\end{aligned}
$$

You may assume that a feedback loop will vary to transistor duty cycle as necessary to maintain a constan output vollage of - 150 V .

Design the converter, subjoct to the following considerations:

- The converter should operate in the discontinuous conduction mode at all times
- Given the above requircments, choose the element values to minimize the peak inductor current
- The output voltage peak ripple should be less than 1V.

Specify:
(a) The inductor value $L$
(b) The output capacitor value $C$
(c) The worst-case peak inductor curent $i_{p k}$
(d) The maximum and minimum values of the transistor duty cycle $D$
5.14 A DCM boost converter as in Fig. 5.12 is to be designed to operate under the following conditions:

$$
\begin{aligned}
& 18 \mathrm{~V} \leq V_{g} \leq 36 \mathrm{~V} \\
& 5 \mathrm{~W} \leq P_{\text {imadr }} \leq 100 \mathrm{~W} \\
& V=48 \mathrm{~V} \\
& f_{\mathrm{s}}=150 \mathrm{kHz}
\end{aligned}
$$

You may assume that a feedback loop will vary to transistor duty cycle as necessary to maintain a constant output voltage of 48 V .

Design the converter, subject to the following considerations:

- The converter should operate in the discontimous conduction mode at ali times. To ensure an arlequate design margin, the inductance $L$ should be chosen such that $K$ is no greater than $75 \%$ of $K_{\text {crir }}$ at all operating points.
* Given the above requirements, choose the eiement values to minimize the peak inductor current.
- The output woltage peak ripple should be less than IV.

Specify:
(a) The inductor value $L$
(b) The output capacitor value $C$
(c) The worst-case peak inductor current $i_{p h}$
(d) The maximum and minimum values of the transistor duty cycle $D$.
(e) The values of $D, K$ and $K_{\text {crit }}$ at the following operating points: (i) $V_{p}=18 \mathrm{~V}$ and $P_{\text {tocer }}=5 \mathrm{~W}$, (ii)


In de-de cowerters used in batery-powered portable equipment, it is sometimes required that the converter continue to regulate its load voltage with ligh efficiency while the load is in a low-power "sleep" mode. The power required by the transistor gate drive circuitry, as well as much of the switching loss, is dependent on the switching frequency but not on the Ioad current. So to obtain high efficiency at very low load powers, a variable-frequency control scheme is used, in which the switchng frequency is reduced in proportion to the load current.

Consider the boost converter system of Fig. 5.26 (a). The battery pack consists of two nickel-cadmium cells, which produce a voltage of $V_{2}=2.4 \mathrm{~V} \pm 0.4 \mathrm{~V}$. The converter boosts this voltage to a regutated 5 V . As illustrated in Fig. 5.26 (b), the converter operates in the discontinuous conduction mode, with constant transistor on-time $t_{\text {sus }}$. The aransistor off-time $t_{o f}$ is varied by the controller to regulate the output voltage.

Fig. 5.26 Boost converter employed in portable
(a) battery-powered equipment with sleep mode, Problem 5.15: (a) converter circuit, (b) inductor current waveform.

(b)

(a) Write the equations for the CCM-DCM boundary and conversion ratio $M=V / V_{g}$, in terms of $t_{o n}$, $t_{\text {ofj }} L_{-}$and the effective load resistance $R$.

For pats (b) and (c), the load current can vary between $100 \mu \mathrm{~A}$ and 1 A . The transistor on time is lixed: $t_{\text {on }}=10 \mu \mathrm{~s}$.
(b) Select values tor $I$ and $C$ such that:

- The output voltage peak ripple is no greater than 50 mV ,
- The converter always operates in DCM, and
- The peak inductor current is as small as possible.
(c) For your design of part (b), what ate the maximum and minimum values of the switching frequency"


## 6

## Converter Circuits

We have already analyzed the operation of a number of different types of converters: buck, boost, buck-boost, Cuk, voltage-source inverter, etc. With these converters, a namber of different functions can be pefformed: step-down of voltage, step-up, inversion of polarity, and conversion of dc to ac or viceversa.

It is natural to ask, Where do these converters come from? What other converters occur, and what other functions can be obtained? What are the basic relations between converters? In this chapler, several different circuit manipulations are explored, which explain the origins of the basic converters. Inversion of source and load transforms the buck converter into the boost converter. Cascade connection of converters, and simplification of the resulting circuit, shows how the buck-boost and Cuk conventers are based on the buck and the boost converters. Differential connection of the load between the outputs of two or more converters leads to a simgle-phase or polyphase inverter. A short list of some of the better known converter circuits follows this discussion.

Transformer-isolated de-dc converters are also covered in this chapter. Use of a transformer allows isolation and multiple outputs to be obtained in a de-de converter, and can lead to better converter optimization when a very large or very small conversion ratio is required. The transformer is modeled as a magnetzing inductance in parallel with an ideal transformer; this allows the analysis techniques of the previous chapters to be extended to cover converters containing transformers. A number of well-known isolated converters, based on the buck, boost, buck-boost, single-ended primary inductance converter (SEPIC), and Cuk, are listed and discussed.

Finally, the evaluation, selection, and design of converters to meet given requitements are considered. Important performance-related attributes of transformer-isolated converters include: whether the transformer reset process imposes excessive voltage stress on the transistors, whether the converter can supply a high-current output without imposing excessive current stresses on the secondary-side components, and whether the converter can be well-optimized to operate with a wide range of operating points,

Fig. 6.1 The basic buck converter.

that is, with large tolerances in $V_{b}$ and $P_{\text {toed }}$. Switch utilization is a simplified figure-of-merit that measures the ratio of the converter output power to the total transistor voltage and current stress. As the switch utilization increases, the converter efficiency increases while its cost decreases. Isolated converters with large variations in operating point tend to utilize their power devices more poorly than nonisolated converters which function at a single operating point. Computer spreadsheets are a good tool for optimization of power stage designs and for trade sludies to select a converter topology for a given application.

### 6.1 CIRCUIT MANIPULATIONS

The buck converter (Fig. 6.1) was developed in Chapter 1 using basic principles. The switch reduces the voltage de component, and the low-pass filter removes the switching harmonics. In the continuous conduction mode, the buck conventer has a conversion ratio of $M=D$. The buck converter is the simplest and most basic circuit, from which we will derive other converters.

### 6.1.1 Inversion of Source and Load

Let us consider first what happens when we interchange the power input and power output ports of a converter. In the buck converter of Fig. $6.2(a)$, voltage $V_{1}$ is applied at port 1 , and voltage $V_{2}$ appears at port 2. We know that

$$
\begin{equation*}
V_{2}=D V_{1} \tag{6.1}
\end{equation*}
$$

This equation can be derived using the principle of inductor volt-second batance, with the assumption that the converter operates in the continuous conduction mode. Provided that the switch is realized such that this assumption holds, then Eq. (6.1) is true regardless of the direction of power flow.

So let us interchange the power source and load, as in Fig. 6.2(b). The load, bypassed by the capacitor, is connected to converter port 1 , while the power source is connected to converter port 2 . Power now flows in the opposite direction through the converter. Equation (6.1) must still hold; by solving for the load voltage $V_{1}$, one obtains

$$
\begin{equation*}
v_{1}=\frac{1}{D} v_{2} \tag{6.2}
\end{equation*}
$$

So the hoad voltage is greater than the source voltage. Figure 6.2 (b) is a boost converter, drawn backwards. Equation 6.2 nearly coincides with the fantiliar boost converter result, $M(D)=1 / D^{\prime}$, except that $D^{\prime}$ is replaced by $D$.

Since power flows in the opposite direction, the standard buck converter unidirectional switch

Fig. 6.2 Inversion of source and load transforms a buck converter into a boost converter: (a) buck converter, (b) inversion of source and load, (c) realization of switch.

realization cannot be used with the circuit of Fig. 6.2(b). By following the discussion of Chapter 4 , one finds that the switch can be realized by connecting a transistor between the inductor and ground, and a diode from the inductor to the load, as shown in Fig. 6.2(c). In consequence, the transistor duty cycle $D$ becomes the fraction of time which the single-pole double-throw (SPDT) switch of Fig. 6.2(b) spends in position 2 , rather than in position $I$. So we should interchange $D$ with its complement $D^{\prime}$ in Eq. (6.2), and the conversion ratio of the converter of Fig. $6.2(\mathrm{c})$ is

$$
\begin{equation*}
v_{1}=\frac{1}{D^{\prime}} v_{2} \tag{6.3}
\end{equation*}
$$

Thus, the boost converter can be vjewed as a buck converter having the source and load connections exchanged, and in which the switch is realized in a manner that allows reverst of the direction of power flow.


Fig. 6.3 Cascade connection of converters.

### 6.1.2 Cascade Connection of Converters

Converters can also be connected in cascade, as illustrated in Fig. 6,3 [1,2]. Converter 1 has conversion ratio $M_{1}(D)$, sach that its outpat voltage $V_{1}$ is

$$
\begin{equation*}
V_{1}=M_{l}(D) V_{s} \tag{6,4}
\end{equation*}
$$

This voltage is applied to the input of the second converter. Let us assume that converter 2 is driven with the same duty cycle $D$ applied to converter 1 . If converter 2 has conversion ratio $M_{2}(D)$, then the output vollage $V$ is

$$
\begin{equation*}
V=M_{2}(D) V_{1} \tag{6.5}
\end{equation*}
$$

Substitution of Eq. (6.4) into Eq. (6.5) yields

$$
\begin{equation*}
\frac{V}{V_{g}}=M(D)=M_{1}(D) M_{2}(D) \tag{6.6}
\end{equation*}
$$

Hence, the conversion ratio $M(D)$ of the composite converter is the product of the individual conversion ratios $M_{1}(D)$ and $M_{2}(D)$.

Let us consider the case where converter 1 is a buck converter, and converter 2 is a boost converter. The resulting circuit is illustrated in Fig. 6.4. The buck converter has conversion ratio

$$
\begin{equation*}
\frac{V_{1}}{V_{y}}=D \tag{6.7}
\end{equation*}
$$

The boost conventer has conversion ratio

$$
\begin{equation*}
\frac{V}{V_{1}}=\frac{1}{1-D} \tag{6.8}
\end{equation*}
$$

So the composite conversion ratio is


Fig. 6.4 Cascade connection of buck converter and hoost converter.


Fig. 6.5 Simplification of the cascaded buck and boost converter circuit of Fig. 6.4: (a) removal of capacitor $C_{14}$ (b) combining ol inductors $L_{1}$ and $L_{2}$.

$$
\begin{equation*}
\frac{V}{V_{k}}=\frac{D}{1-D} \tag{6.9}
\end{equation*}
$$

The composite converter has a noninverting buck-boost conversion ratio. The voltage is reduced when $D<0.5$, and increased when $D>0.5$.

The circuit of Fig. 6.4 can be simplified considerably. Note that inductors $L_{1}$ and $L_{2}$, along with capacitor $C_{1}$, form a three-pole low-pass filter. The conversion ratio does not depend on the number of poles present in the low-pass filter, and so the same steady-state output voltage should be obtained when a simpler low-pass filter is used. In Fig. 6.5(a), capacitor $C_{1}$ is removed. Inductors $L_{1}$ and $L_{2}$ are now in series, and can be combined into a single inductor as shown in Fig. $6.5(\mathrm{~b})$. This converter, the noninverting buck-boost converter, continues to exhibit the conversion tatio given in Eq. (6.9).

The switches of the converter of Fig. 6.5(b) can also be simplified, leading to a negative output voltage. When the switches are in position 1, the converter reduces to Fig. $6.6(a)$. The inductor is connected to the input source $V_{g}$, and energy is lranferred from the source to the inductor. When the


Hig. 6.6 Comections of the circuit of Fig. 65 (b) (a) white the switches are in position 1 , (b) while the switches are in position 2.


Fig. 6.7 Reversal of the output voltage polarity, by reversing the inductor connections while the switches are in position 2: (a) conncctions with the switehes in position I, (b) connections with the swiches in position 2 .
switches are in position 2, the converter reduces to Fig. $6.6(\mathrm{~b})$. The inductor is then connected to the load, and energy is transferted from the inductor to the load. To obtain a negative output, we can simply reverse the polarity of the inductor during one of the subintervals (say, while the switches are in position 2). The individual citcuits of Fig. 6.7 ate then obtained, and the conversion ratio becomes

$$
\begin{equation*}
\frac{V}{V_{g}}=-\frac{D}{1-D} \tag{6.10}
\end{equation*}
$$

Note that one side of the inductor is now always connected to ground, while the other side is switched between the input source and the load. Hence only one SPDT switch is needed, and the converter circuit of Fig. 6.8 is obtained. Figure 6.8 is recognized as the conventional buck-boost converter.

Thus, the buck-boost converter can be vicwed as a cascade connection of buck and boost converters. The properties of the buck-boost converter are consistent with this viewpoint. Indeed, the equivalent circuit model of the buck-boost converter contains a l:D (buck) de tansformer, followed by a $D^{\prime}: 1$ (boost) dc transformer. The buck-boost converter inherits the pulsating input current of the buck converter, and the pulsating output current of the boost converter.

Other converters can be derived by cascade connections. The Cuk converter (Fig. 2.20) was originaliy derived [ 1,2 ] by cascading a boost converter (converter 1), followed by a buck (converter 2). A negative output voltage is obtained by reversing the polanity of the intemal capacitor connection during one of the subintervals; as in the buck-boost converter, this operation has the additional benefil of reducing the number of switches. The equivalent circuit model of the Cuk converter contains a $D^{\prime}: 1$ (boost)

Fig. 6.8 Converter circuit obtained from the subcircuits of Fig. 67.

ideal de transformer, followed by a 1:D (buck) ideal de transformer. The Cuk converter itherits the nonpulsating input current property of the boost converter, and the nonpuisating output curent property of the buck converter.

### 6.1.3 Rotation of Three-Terminal Cell

The buck, boost, and buck-boost conventers cach contain an moductor that is connected to a SPDT switch. As illustrated in Fig. $6.9(a)$, the inductor-switch network can be viewed as a basic cell having the three terminals labeled $a, b$, and $c$. It was first pointed out in [1,2], and later in [3], that there are three distinct ways to conmect this cell between the source and load. The connections $a-A b-B c-C$ lead to the buck converter. The connections $a-C b-A \quad c-B$ amount to inversion of the source and load, and lead to the boost converter. The connections $a-A b-C c-B$ lead to the buck-boost converter. So the buck, boost, and buck-boost conventers could be viewed as being based on the same inductor-switch cell, with different source and load connections.

A dual three-terminal network, consisting of a capacitor-switch cell, is illustrated in Fig. 6.9(b). Filter inductors are connected in series with the source and load, such that the converter input and output currents are nonpulsating. There are again three possible ways to connect this cell between the source and load. The connections $a-A b-B c-C$ lead to a buck converter with $L-C$ input low-pass filter. The connections $a-B b-A c-C$ coincide with inversion of source and load, and lead to a boost converter with an added output $L-C$ filter section. The connections $a-A b-C c-B$ lead to the Cuk converter.

Rotation of more complicated three-terminal cells is explored in [4].


Fig. 6.9 Rotation of three-terminal switch cells: (a) switch/inductor cell, (b) switch/capacitor cell.


Fig. 6.10 Obtaining a bipolar output by differentiah comnection of load.

### 6.1.4 Differential Connection of the Luad

In inverter applications, where an ac output is required, a converter is needed that is capable of producing ain oulput voltage of eilher polarity. By variation of the duty cycle in the comect manner, a simusoidal output voltage having no de bias can then be obained. Of the converters studied so far in this chapler, the buck and the boost can produce only a positive unipolat output voltage, while the buck-boost and Cuk converter produce only a negative unipolar output voltage. How can we derive converters thal car produce bipolar output voltages?

A well-known technique for obtaining a bipolar output is the differential connection of the load across the outputs of two knowi converters, as illustrated in Fig. 6.10. If converter 1 produces voltage $V$, and converter 2 produces voltage $V_{2}$, then the load voltage $V$ is given by

$$
\begin{equation*}
V=V_{1}-V_{2} \tag{6.11}
\end{equation*}
$$

Athough $V_{1}$ and $V_{2}$ may both individually be positive, the load voltage $V$ can be either positive or negative, Cypically, if converter 1 is driven with duty cycle $D$, then converter 2 is driven with its complement, $D^{\prime}$, so that when $V_{1}$ increases, $V_{2}$ decreases, and vice versa.

Several well-known inverter circuits can be derived using the differential connection. Let's reaiize converters 1 and 2 of Fig. 6.10 using buck converters. Figure 6.11 (a) is obtained. Converter 1 is driven with duty cycle $D$, while converter 2 is driven with duty cycle $D^{\prime}$. So when the SPDT switch of converter $I$ is in the upper position, then the SPDT switch of converter 2 is in the lower position, and vice-versa. Converter 1 then produces output voltage $V_{1}=D V_{g}$, while converter 2 produces output volt-


Fig. 6.11 Derivation of bridge inverter (H-bridge): (a) differential connection ol had across outputs of buck converters, (b) bypassing load by capacitor, (c) combining series inductors, (d) circuit (c) redrawn in its usual form.
(c)

(d)


Fig. 6.11 Continued


Fig. 6.12 Conversion ratio of the H -bridge inverter circuit.
age $V_{2}=D^{\prime} V_{a}$. The differential load voltage is

$$
\begin{equation*}
V=D V_{g}-D V_{s} \tag{6.12}
\end{equation*}
$$

Simplification leads to

$$
\begin{equation*}
V=(2 D-1) V_{s} \tag{6.13}
\end{equation*}
$$

This equation is plotted in Fig. 6.12. It can be seen the output voltage is positive for $D>0.5$, and negative for $D<0.5$. If the duty cycle is varied sinusoidally about a quiescent operating point of 0.5 , then the output voltage will be sinusoidal, with no de bias.

The circuit of Fig. 6.11(a) can be simplified. It is usually desired to bypass the load directly with a capacitor, as in Fig. 6.11 (b). The two inductors are now effectively in series, and can be combined into a single inductor as in Fig. 6.11(c). Figure 6.11 (d) is identical to Fig. $6.11(\mathrm{c})$, but is redrawn for clarity. This circuit is commonly called the H-bridge, or bridge inverter circuit. Its use is widespread in servo amplifiers and single-phase inverters. Its properties are similar to those of the buck converter, from which it is derived.

Polyphase inverter circuits can be derived in a similar manner. A three-phase load cau be connected differentially across the outputs of three de-de converters, as illustrated in Fig. 6.12. If the threephase load is balanced, then the neutral voltage $V_{n}$ will be equal to the average of the three converter output voltages:

$$
\begin{equation*}
V_{n}=\frac{1}{3}\left(V_{1}+V_{2}+V_{3}\right) \tag{6.14}
\end{equation*}
$$



Fig. 6.12 Generation of dc-3pac imverter by differential connection of $3 \phi$ load.
(a)

(b)

(c)

 (b) simplification of low-pass fillers to obtain the de-30ac voltage-source inverter; (c) the de-3中ac current-source inverter.

If the converter output voltages $V_{1}, V_{2}$, and $V_{3}$ contain the same dc bias, then this dc bias will also appear at the neutral point $V_{n}$. The phase voltages $V_{u n}, V_{l n}$, and $V_{c n}$ are given by

$$
\begin{align*}
& V_{n n}=V_{1}-V_{n} \\
& V_{s n}=V_{2}-V_{n}  \tag{6.15}\\
& V_{c r}=V_{3}-V_{n}
\end{align*}
$$

It can be seen that the de biases cancel out, and do not appear in $V_{a n}, V_{b m}$, and $V_{c r}$.
Let us realize converters 1, 2, and 3 of Fig. 6.12 using buck converters. Figure $6.13(\mathrm{a})$ is then obtained. The circuit is re-drawn in Fig. 6.13 (b) for clarity. This converter is known by several names, including the voltage-source inverter and the buck-derived three-phase bridge.

Inverter circuits based on dc-dc converters other than the buck converter can be derived in a similar manner. Figure 6.13(c) contains a three-phase current-fed bridge converter having a boost-type voltage conversion ratio, also known as the current-source inverter. Since most inverter applications require the capability to reduce the voltage magnitude, a de-dc buck converter is usually cascaded at the dc input port of this inverter. Several other examples of three-phase inverters are given in [5-7], in which the converters are capable of both increasing and decreasing the voltage magnitude.

### 6.2 A SHORT LIST OF CONVERTERS

An infinite number of converters are possible, and hence it is not feasible to list them all. A short list is given here.

Let's consider first the class of single-input single-output converters, containing a single inductor. There are a limited number of ways in which the inductor can be connected between the source and load. If we assume that the switching period is divided into two subintervals, then the inductor should be connected to the source and load in one manner during the first subinterval, and in a different manner during the second subinterval. One can examine all of the possible combinations, to derive the complete sct of converters in this class [8-10]. By elimination of redundant and degenerate circuits, one finds that there are eight converters, listed in Fig. 6.14. How the converters are counted can actually be a matter of semantics and personal preference: for example, many people in the field would not consider the noninverting buck-boost converter as distinct from the inverting buck-boost. Nonetheless, it can be said that a converter is defined by the connections between its reactive elements, switches, source, and load; by how the switches are realized; and by the numerical range of reactive element values.

The first four converters of Fig. 6.14, the buck, boost, buck-boosl, and the noninverling buckboost, have been previously discussed. These converters produce a unipolar de output woltage. With these converters, it is possible to increase, decrease, and/or invert a dc voltage.

Converters 5 and 6 are capable of producing a bipolar output voltage. Converter 5 , the H-bridge, has previously been discussed. Converter 6 is a nonisolated version of a push-puil curtent-led converter [11-15]. This converter can also produce a bipolar output voltage; however, its conversion ratio $M(D)$ is a nonlinear function of duty cycle. The number of switch elements can he reduced by using a two-winding inductor as shown. The function of ihe inductor is similar to that of the flyback converter, discussed in the next section. When switch I is closed the upper winding is used, while when switch 2 is closed, curtent flows through the lower winding. The current flows through only one winding at any given instant, and the total ampere-turns of the two windings are a continuous function of time. Advanlages of this converter are its ground-refercnced load and its ability to produce a bipolar output voltage using only two SPST current-bidirectional switches. The isolated version and its variants have found

1. Buck

$$
M(D)=D
$$



2. Boost
$M(D)=\frac{1}{\mathrm{l}-\bar{D}}$


3. Buck-boost
$M(D)=-\frac{D}{1-D}$

4. Noninverting buck-boost $\quad M(D)=\frac{D}{1-D}$



Fig. 6.14 Eight members of the basic class of single-input single-output converters containing a single inductor.
application in high-voltage de power supplies.
Converters 7 and 8 can be derived as the inverses of convelters 5 and 6 . These converters are capable of interfacing an ac input to a dc output. The ac input current waveform can have arbitrary waveshape and power factor.

The class of single-input single-output converters containing two inductors is much larger. Several of its members are listed in Fig. 6.15. The Cuk converter has been previously discussed and ana-
5. Bridge
$M(D)=2 D-1$

6. Warkint-Joitnton

$M(D)=\frac{2 D_{-}-1}{D}$


7. Curent-fed bridge

$$
M(D)=\frac{1}{2 D-l}
$$


8. Inverse of Wathins-Johsen $\quad M(D)=\frac{D}{2 D-I}$


Fig. 6.14 Continued
lyzed. It has an inverting buck-boost characteristic, and exhibits nonpulsating input and output terminal currents. The SEPIC (single-ended primary inductance converter) [16], and its inverse, have noninverting buck-boost characteristics. The Cuk and SEPIC also exhibit the desirable fealure that the MOSFET source terminal is connected to ground, this simplifies the construction of the gate drive circuitry. Twoinductor converters having conversion ratios $M(D)$ that are biquadratic functions of the duty cycle $D$ are also numerous. An example is converter 4 of Fig. 6.15 [17]. This converter can be realized using a single transistor and three diodes. Its conversion ratio is $M(D)=D^{2}$. This converter may find use in nonisolated applications that require a large step-down of the de voltage, or in applications having wide variations in operating point.

1. $\dot{C u k} \quad M(D)=-\frac{D}{1-D}$

2. SEPIC


3. Inverse of SEPIC $\quad M(D)=\frac{D}{1-D}$





Fig. 6.15 Several members of the basic class of single-input single-output couverters contaning two inductors.

### 6.3 TRANSFORMER ISOLATION

In a large mumber of applications, it is desired to incorporate a transformer into a switching converter, to obtain de isolation between the converter input and output. For example, in off-line applications (where the converter input is connected to the ac utility system), isolation is usually required by regulatory agen-


Fig. 6.16 Simplified model of a multiple-winding transformer: (a) schematic symbol, (b) equivalent circuit containing a magnetizing inductance and ideal transformer.
cies. Isolation could be obtained in these cases by simply connecting a 50 Hz or 60 Hz transformer at the conventer ac input. However, since transformer size and weight vary inversely with frequency, significant improvements can be made by incorporating the transformer into the converter, so that the transformer operates at the converter swiching frequency of tens or hundreds of kilohertz.

When a large step-up or step-down conversion ratio is required, the use of a transformer can allow better converter optimization. By proper choice of the transformer turns ratio, the voltage or current stresses imposed on the transistors and diodes can be minimized, leading to improved efficiency and lower cost.

Multiple de outputs can also be obtaned in an inexpensive manner, by adding multiple secondary windings and converter secondary-side circuits. The secondary turns ratios are chosen to obtain the desired outpul voltages. Usually only one output voltage can be regulated via control of the converter duty cycle, so wider tolerances must be allowed for the auxiliary output voltages. Cross regulation is a measure of the variation in an auxiliary output voltage, given that the main output voltage is perfectly regulated [18-20].

A physicai multiple-winding transformer having tums ratio $n_{1}: n_{2}: n_{3} ; \ldots$ is ilfustrated in Fig. 6.16(a). A simple equivalent circuit is illustrated in Fig. 6.16(b), which is sufficient for understanding the operation of most transformer-isolated convencrs. The model assumes perfect coupling between windings and neglects losses; more accurate models are discussed in a later chapter. The ideal transformer obeys the relationships

$$
\begin{align*}
& \frac{v_{1}(t)}{n_{1}}=\frac{v_{2}(t)}{n_{2}}=\frac{v_{3}(t)}{n_{3}}=\ldots  \tag{6.16}\\
& 0=n_{1} i_{1}(t)+n_{i} i_{3}(t)+n_{3} i_{3}(t)+\ldots
\end{align*}
$$

In parallel with the ideal transformer is an inductance $L_{M}$, called the magnetizing inductunce, referred to the transformer primary in the figure.

Physical transtormers must contain a magnetizing inductance. For example, suppose we disconnect all windings except for the primary winding. We are then left with a single winding on a magnetic core-an inductor, Indeed, he equivalent circuit of Fig. 6.16(b) predicts this behavior, via the magnetizing inductance.

Fig. 6.17 $B-H$ characteristics of transformer core.


The magnetizing current $i_{M}(t)$ is proporional to the magnetic field $H(t)$ inside the transformer core. The physical $B-H$ characteristics of the transformer core material, illustrated in Fig. 6.17, govern the magnetizing current behavior. For example, if the magnetizing current $i_{M}(t)$ becomes too large, then the magnitude of the magnetic field $H(t)$ causes the core to saturate. The magnetizing inductance then becomes very small in value, effectively shorting out the transformer.

The presence of the magnetizing inductance explains why transformers do not work in dc circuits: at dc, the magnetizing inductance has zero impedance, and shots out the windings. In a welldesigned transformer, the impedance of the magnetizing inductance is large in magnitude over the intended range of operating frequencies, such that the magnetizing current $i_{M}(t)$ bas much smaller magnitude than $i_{1}(t)$. Then $i_{1}{ }^{\prime}(t)=i_{1}(t)$, and the transformer behaves nearly as an ideal transformer. It should be emphasized that the magnetizing current $i_{M}(t)$ and the primary winding current $i_{1}(t)$ are independent quantities.

The magnetizing inductance must obey all of the usuat rules for inductors. In the model of Fig. 6.16(b), the primary winding voltage $v_{1}(f)$ is applied across $L_{M}$, and hence

$$
\begin{equation*}
v_{l}(t)=L_{M} \frac{d i_{M}(t)}{d I} \tag{6.17}
\end{equation*}
$$

Integration leads to

$$
\begin{equation*}
i_{M}(t)-i_{M}(0)=\frac{1}{L_{k A}} \int_{0}^{1} v_{v}(\tau) d \tau \tag{6.18}
\end{equation*}
$$

So the magnetizing current is determined by the integral of the applied winding voltage. The principle of inductor woh-second balance also applies; when the converter operates in steady-state, the de component of voltage applied to the magnetizing inductance must be zero:

$$
\begin{equation*}
0=\frac{1}{T_{s}} \int_{0}^{r_{s}} v_{1}(t) d t \tag{6.19}
\end{equation*}
$$

Since the magnetizing curtent is proportional to the integral of the applied winding voltage, it is important that the de component of this voltage be zero. Otherwise, during each switching period there will be a net increase in magnetizing current, eventually leading to excessively large currents and transformer saturation.

The operation of converters containing transformers may be understond by inserting the model of Fig. 6.16(b) in place of the transformer in the convericr circuit. Analysis then proceeds as described in the previous chapters, Ireating the magnetizing inductance as any other inductor of the converter.

Practical transformers must also contain leakage inductance. A small part of the flux linking a winding may not link the other windings. In the two-winding transformer, this phenomenon may be modeled with small inductors in series with the windings. In most isolated converters, leakage inductance is a nonideality that leads to switching loss, increased peak transistor voltage, and that degrades cross-regulation, but otherwise has no influence on basic converter operation.

There are several ways of incorporating transformer isolation into a de-de converter. The fullbridge, half-bridge, forward, and push-pull converters are conmonly used isolated versions of the buck converter. Sintilar isolated variants of the bonst converter are known. The flyback converter is an isolated version of the buck-boost converter. These isolated converters, as well as isolated versions of the SEPIC and the Cuk converter, are discussed in this section.

### 6.3.1 Full-Bridge and Half-Bridge Isolated Buck Converters

The full-bridge transformer-isolated buck converter is sketched in Fig. 6.18(a). A version containing a center-tapped secondary winding is shown; this circuit is commonly used in converters producing low output voltages. The two halves of the center-tapped secondary winding may be viewed as separate windings, and hence we can treat this circuit element as a three-winding transformer having tums ratio $1: n: n$. When the transformer is replaced by the equivaient circuit model of Fig. $6.16(\mathrm{~b})$, the circuit of Fig.
(a)


Fig. 6.18 Full-bridge transformer-isolated buck converter: (a) schematic diagran, (b) replacement of transformer with equivalent circuit model.

Fig. 6.19 Waweforms of the full-bridge transformer-isolated buck converter.

6.18(b) is obtained. Typical waveforms are illustrated in Fig. 6.19. The output portion of the converter is similar to the nonisolated buck converter-compare the $v_{s}(t)$ and $i(t)$ waveforms of Fig. 6.19 with Figs. 2.1(b) and 2.10.

During the first subinterval $0<t<D T_{s}$, transistors $Q_{1}$ and $Q_{4}$ conduct, and the transformer primary voltage is $v_{7}=V_{g}$. This positive voltage causes the magnetizing current $i_{M}(t)$ to increase with a slope of $V_{g} / L_{M}$. The woltage appearing across each half of the center-tapped secondary winding is $n V_{g}$, with the polarity mark at positive potential. Diode $D_{5}$ is therefore forward-biased, and $D_{6}$ is reversebiased. The voltage $v_{s}(t)$ is then equal to $n V_{g}$, and the output fifter inductor current $i(t)$ fows through diode $D_{5}$.

Several transistor control schemes are possible for the second subinterval $D T_{s}<t<T_{s}$. In the most common scheme, all four transistors are switched off, and hence the transformer voltage is $v_{T}=0$. Altematively, transistors $Q_{2}$ and $Q_{4}$ could conduct, or transistors $Q_{1}$ and $Q_{7}$ could conduct. In any event, diodes $D_{5}$ and $D_{6}$ are both forward-biased during this subinterval; each diode conducts approximately one-half of the output filter inductor current.

Actually, the diode currents $i_{D 5}$ and $i_{D 6}$ during the second subinterval are functions of both the output inductor curent and the transformer magnetizing current. In the ideal case (no magnetizing current), the transformer causes $i_{D s}(t)$ and $i_{D 6}(t)$ to be equal in magnitude since, if $i_{1}(t)=0$, then $n i_{D 5}(t)=n i_{D G}(t)$. But the sum of the two diode carrents is equal to the output inductor current:

$$
\begin{equation*}
i_{D S}(t)+i_{D G}(t)=i(t) \tag{6.20}
\end{equation*}
$$

Therefore, it must be true that $i_{D 5}=i_{D 6}=0.5 i$ during the second subinterval. In practice, the diode currents differ slightly from this result, because of the nonzero magnetizing current.

The ideal transformer cuments in Fig. 6.18(b) obey

$$
\begin{equation*}
i_{1}^{\prime}(t)-m i_{D S}(t)+n i_{S K}(t)=0 \tag{6.21}
\end{equation*}
$$

The node equation at the primary of the ideal transformer is

$$
\begin{equation*}
i_{1}(t)=i_{4}(t)+i_{1}^{\prime}(t) \tag{6.22}
\end{equation*}
$$

Elimination of $i_{1}^{\prime}(t)$ from Eqs. (6.21) and (6.22) leads to

$$
\begin{equation*}
i_{1}(t)-m i_{D_{S}}(t)+n i_{M_{K}}(t)=i_{M}(t) \tag{6.23}
\end{equation*}
$$

Equations ( 6.23 ) and ( 6.20 ) describe, in the general case, the transformer winding currents during the second subinterval. Acconding to Eq. ( 6.23 ), the magnetizing current $i_{M}(t)$ may flow through the primary winding, through one of the secondary windings, or it may divide between all three of these windings. How the division occurs depends on the $i-v$ characteristics of the conducting transistors and diodes, and on the transformer leakage inductances. In the case where $i_{1}=0$, the solution to Eqs. (6.20) and (6.23) is

$$
\begin{align*}
& i_{D 5}(t)=\frac{1}{2} i(t)-\frac{1}{2} i_{M}(t)  \tag{6.24}\\
& i_{D 6}(t)=\frac{1}{2} \cdot i(t)+\frac{1}{2} \frac{1}{2} i_{M}(t)
\end{align*}
$$

Provided that $i_{M} \leqslant n i$, then $i_{D 5}$ and $i_{D 6}$ are each approximateiy $0.5 i$.
The next switching period, $T_{s}<t<2 T_{s}$, proceeds in a similar manner, except that the transformer is excited with voltage of the opposite polarity, During $T_{s}<1<\left(T_{s}+D T_{s}\right)$, transistors $Q_{2}$ and $Q_{3}$ and diode $D_{6}$ conduct. The applied transformer primary voltage is $v_{T}=-V_{k}$, which causes the magnetizing current to decrease with stope $-V_{g} / L_{M}$. The voltage $v_{s}(t)$ is equal to $n V_{g}$, and the output inductor current $i(t)$ flows through diode $D_{6}$. Diodes $D_{5}$ and $D_{6}$ again both conduct during $\left(T_{s}+D T_{s}\right)<t<2 T_{s}$, with operation similar to subinterval 2 described previously. It can be seen that the switching ripple in the oatput filter elements has frequency $f_{s}=1 / T_{a}$. However, the transtormer waveforms have frequency $0.5 f_{s i}$.

By application of the principle of inductor volt-second balance to the magnetizing inductance, the average value of the transformer voltage $v_{T}(b)$ must be zero when the converter operates in steady state. During the first switching period, positive volt-seconds are applied to the transformer, approximately equal to

$$
\begin{equation*}
\left\{V_{s}-\left(Q_{1} \text { and } Q_{4} \text { forward voltage drops }\right)\right\}\left(Q_{1} \text { and } Q_{4} \text { conduction titre }\right) \tag{6.25}
\end{equation*}
$$

During the next switching period, negative volt-seconds are appljed to the transformer, given by

$$
\begin{equation*}
-\left\{V_{s}-\left(Q_{2} \text { and } Q_{3} \text { forward voltage drops }\right)\right\}\left(Q_{2} \text { and } Q_{3} \text { conduction time }\right) \tag{6.26}
\end{equation*}
$$

The net volt-seconds, that is, the sum of Eqs. (6.25) and (6.26), should equal zero. While the full bridge scheme causes this to be approximately true, in practice there exist imbalances such as small differences in the transistor forward voltage drops or in the transistor switching times, so that $\left\langle v_{T}\right\rangle$ is small but nonzero. In consequence, during every two switching periods there is a net increase in the magnitude of the magnetizing current. This increase can cause the transistor forward voltage drops to change such that small imbalances are compensated. However, if the imbalances are too large, then the magnetizing current becomes large enough to salurate the transformer.

Transformer saturation under steady-state conditions can be avoided by placing a capacitor in series with the transformer primary. Imbalances then induce a dc voltage component across the capacitor, rather than across the transformer primary. Another solution is the use of cument-programmed control, discussed in a later chapler. The series capacitor is omited when current-programmed control is used.

By application of the principle of volt-sccond balance to the output fiter inductor $L$, the de load vollage must be equal to the dc component of $v_{s}(t)$ :

$$
\begin{equation*}
V=\left\langle v_{s}\right\rangle \tag{6.27}
\end{equation*}
$$

By inspection of the $v_{s}(t)$ waveform in Fig. 6.19, $\left\langle v_{s}\right\rangle=n D V_{g}$. Hence,

$$
\begin{equation*}
V=n D V_{g} \tag{6.28}
\end{equation*}
$$

So as in the buck converter, the oulput voltage can be controlied by variation of the transistor duty cycle $D$. An additional increase or decrease of the voitage can be obtained via the physical transformer turns ratio $n$. Equation ( 6.28 ) is valid for operation in the continuous conduction mode; as in the nonisolated buck converter, the full-bridge and half-bridge converters can operate in discontinuous conduction mode at light load. The converter can operate over essentially the entire range of duty cycles $0 \leq D<1$.

Transistors $Q_{1}$ and $Q_{2}$ must not conduct simultaneously; doing so would short out the de source $V_{y}$, causing a shoot-through cunent spike. This transistor cross-conditction condition can lead to low efficiency and transistor failure. Cross conduction can be prevented by introduction of delay between the tarn-off of one transistor and the tarn-on of the next transistor. Diodes $D_{1}$ to $D_{4}$ ensure that the peak tantsistor voltage is limited to the dc input voltage $V_{n}$, and also provide a conduction path for the transformer magnetizing curent al light load. Details of the switching transitions of the full-bridge circuit are discussed further in a later chapter, in conjunction with zero-voltage switching phenomena.

The full-bridge configuration is rypically used in switching power supplies at power levels of approximately 750 W and greater, It is usually not used at lower power levels because of its high parts count-four transistors and their associated drive circuits are required. The utilization of the transformer is good, leading to small transformer size. In particular, the utilization of the transformer core is very good, since the transformer magnetizing current can be both positive and negative. Hence, the entire core $B-H$ loop can be used. However, in praclice, the fux swing is usually limited by core loss. The transformer primary winding is effectively atilized. But the center-tapped secondary winding is not, since each half of the center-tapped winding transmits power only during alternate switching periods. Also, the secondary winding currents during subinterval 2 lead to winding power loss, but not to transmitial of energy to the toad. Design of the transformer of the full-bridge configuration is discussed in detail in a later chapter.

The half-bridge transformer-isolated buck converter is illustrated in Fig. 6.20. Typical waveforms atc illustrated in Fig. 6.2!. This circuit is similar to the full-bridge of Fig. 6.18(a), except transistors $Q_{3}$ and $Q_{4}$, and their antiparallel diodes, have been replaced with lage-value capacitors $C_{a}$ and $C_{b}$. By volt-second balance of the transformer magnetizing induclance, the de vollage across capacitor $C_{b}$ is equal to the de component of the voltage across transistor $O_{2}$, or $0.5 \mathrm{~V}_{g}$. The transformer primary voltage


Fig. 6.20 Half-bridge transformer-isolated buck converter.

Fig. 6.21 Waveforms of the haif-bridge transformer-isolated buck converter.

$v_{T}(t)$ is then $0.5 V_{g}$ when transistor $Q_{4}$ conducts, and $-0.5 V_{s}$ when transistor $Q_{2}$ conducts. The magnitude of $v_{T}(t)$ is halt as large as in the fuli-bridge configutation, with the result that the output voltage is reduced by a factor of 0.5 :

$$
\begin{equation*}
V=0.5 n D V_{s} \tag{6.29}
\end{equation*}
$$

The factor of 0.5 can be compensated for by doubling the transformer turns ratio $n$. However, this causes the transistor currents to double.

So the half-bridge configaration needs only two transistors rather than four, but these two transistors must handle currents that are twice as large as those of the full-bridge circuit. In consequence, the half-bridge configuration finds application at lower power levels, for which transistors with sufficient current rating are readily available, and where low parts count is importint. Utilization of the transformer core and windings is essentially the same as in the full-bridge, and the peak transistor voltage is clamped to the de input voltage $V_{g}$ by diodes $D_{1}$ and $D_{2}$. It is possible to omit capacitor $C_{n}$ if desired. The currentprogrammed mode generally does not work with half-bridge converters.

### 6.3.2 Forward Converter

The forward converter is illustrated in Fig. 6.22. This transformer-isolated converter is based on the buck converter. It requires a single transistor, and hence finds application at power levels lower than those commonly encountered in the full-bridge and half-bridge configurations. Its nonpulsating output current, shared with other buck-derived converters, makes the forward converter well suited for applications involving high output currents. The maximum transistor duty cycle is himited in value; for the common choice $n_{1}=n_{2}$, the duty cycle is limited to the range $0 \leq D<0.5$.

The transformer magnetizing current is reset to zero while the transistor is in the off-state. How this occurs can be understood by replacing the three-winding transformer in Fig. 6.22 with the equivalent circuit of Fig. 6.16(b). The resulting circuit is illustrated in Fig. 6.23, and typical waveforms are given in Fig. 6.24. The magnetizing inductance $L_{M}$, in conjunction will diode $D_{1}$, must operate in the discontinuous conduction mode. The output inductor $L_{\text {, }}$ in conjunction with diode $D_{3}$, may operate in either continuous or discontimuous conduction mode. The waveforms of Fig. 6.24 are sketched for continuous mode operation of inductor $L$. During each switching period, three subintervals then occur as illustrated in Fig. 6.25.

Duting subinterval I, transistor $Q_{1}$ conducts and the circuit of Fig, 6.25(a) is obtained. Diode $D_{2}$ becomes forward-biased, while diodes $D_{1}$ and $D_{3}$ are reverse-biased. Voltage $V_{g}$ is applied to the transformer primary winding, and hence the transiormer magnetizing current $i_{M}\left(\frac{1}{}\right.$ increases with a slope of $V_{g} / L_{M}$ as illustrated in Fig. 6.24. The voltage across diode $D_{3}$ is equal to $V_{g}$, multiplied by the tums ratio $n_{3} / n_{1}$

The second subinterval begins when transistor $Q_{1}$ is switched off. The circuit of Fig. 6.25(b) is


Fig. 6.22 Single-transistor forward converter.


Fig. 6.23 Forward converter, with transformer equivalent circuit model.

Fig. 6.24 Waveforms of the forward converter.

then obtained. The transfommer magnetizing current $i_{M}(t)$ at this instant is positive, and must continue to flow. Since transistor $Q_{1}$ is off, the equivalent circuit model predicts that the magnetizing current must flow into the primary of the ideal transformer. It can be seen that $n_{1} i_{M}$ ampere-turns flow out of the polarity thark of the primary winding. Hence, according to Eq. (6.16), an equal number of total ampere-turns must flow into the polarity marks of the other windings. Diode $D_{2}$ prevents curtent from flowing into the
(a)

(b)

(c)


Fig. 6.25 Forward converter circuit: (a) during subinterval 1 , (b) during subinterval 2 , (c) during subinterval 3 .
polarity mark of winding 3 . Hence, the current $i_{M} n_{1} / m_{2}$ must llow into the polarity mark of winding 2 . So diode $D_{1}$ becomes forward-biased, while diode $D_{2}$ is reverse-biased. Voltage $V_{g}$ is applied to winding 2 , and hence the voltage across the magnetizing inductance is $-V_{g} n_{1} / n_{2}$, relerred to winding 1 . This negative voltage causes the magnetizing current to decrease, with a slope of $-V_{g} n_{1} h_{2} L_{M}$. Since diode $D_{2}$ is reverse-biased, diode $D_{3}$ must tun on to conduct the oulput inductor currenti( $t$ ).

When the magnetizing curtent reaches zero, diode $D_{1}$ becomes reverse-biased. Subinterval 3 then begins, and the circuit of Fig. 6.25 (c) is obtained. Elements $Q_{1}, D_{1}$, and $D_{2}$ operate in the olf state, and the magnetizing current remains at zero for the balance of the switching period.

By application of the principle of inductor volt-second balance to the transfomer magnetizing

Fig. 6.26 Magnetizing current waveform, forward converter: (a) $\mathrm{DCM}, D<0.5$; (b) $\mathrm{CCM}, D>0.5$.
inductance, the primary winding volage $v_{1}(t)$ must have zero average. Referring to Fig. 6.24 , the average of $v_{1}(t)$ is given by

$$
\begin{equation*}
\left\langle u_{1}\right\rangle=D_{1}\left(V_{g}\right)+D_{2}\left(-V_{g} \mu_{1}\left(n_{2}\right)+D_{3}(0)=0\right. \tag{6.30}
\end{equation*}
$$

Solution for the duty cycle $D_{2}$ yields

$$
\begin{equation*}
D_{2}=\frac{n_{2}}{n_{1}} D \tag{631}
\end{equation*}
$$

Note that the duty cycle $D_{3}$ cannot be negative. But since $D+D_{2}+D_{3}=1$, we can write

$$
\begin{equation*}
D_{2}=I-D-D_{2} \geq 0 \tag{6.32}
\end{equation*}
$$

Substitution of Eq. (6.31) into Eq. (6.32) leads to

$$
\begin{equation*}
D_{3}=1-D\left(1+\frac{n_{2}}{n_{1}}\right) \geq 0 \tag{6.33}
\end{equation*}
$$

Solution for $D$ then yields

$$
\begin{equation*}
D \leq \frac{1}{1+\frac{n_{2}}{n_{1}}} \tag{6.34}
\end{equation*}
$$

So the maximum duty cycle is limited. For the common choice $n_{1}=n_{2}$, the limit becomes

$$
\begin{equation*}
D \leq \frac{1}{2} \tag{6.35}
\end{equation*}
$$

If this limit is violated, then the transistor off-time is insufficient to reset the transformer magnetizing current to zero before the end of the switching period. Transformer saturation may then ocour.

The transformer magnetizing current waveform $i_{M}(t)$ is illastrated in Fig. 6.26, for the typical
case where $n_{1}=n_{2}$. Figure $6.26($ a) illustrates operation with $D<0.5$. The magnetizing inductance, in conjunction with diode $D_{1}$, operates in the discontinuous conduction mode, and $i_{M}(t)$ is reset to zero before the end of each switching period. Figure 6.26 (b) illustrates what happens when the transistor duty cycle $D$ is greater than 0.5 . There is then no third subinterval, and the magnetizing inductance operates in continuous conduction mode. Furthermore, subinterval 2 is not long enough to reset the magnetizing current to zero. Hence, there is a net increase of $i_{M}(t)$ over each switching period. Eventually, the magnetizing current will become large enough the saturate the transformer.

The converter output voltage can be found by application of the principle of inductor volt-second balance to inductor $L$. The voltage across inductor $L$ must have zero de component, and therefore the dc output voltage $V$ is equal to the dc component of diode $D_{3}$ voltage $v_{D 3}(i)$. The waveform $v_{D 3}(i)$ is illustrated in Fig. 6.24. It has an average value of

$$
\begin{equation*}
\left\langle v_{D B}\right\rangle=V=\frac{n_{3}}{n_{1}} D V_{g} \tag{6.36}
\end{equation*}
$$

This is the solution of the forward converter in the continuous conduction mode. The solution is subject to the constraint given in Eq. (634),

It can be seen from Eq. (6.34) that the maximum duty cycle could be increased by decreasing the turns ratio $n_{2} / n_{1}$. This would cause $i_{M}(t)$ to decrease more quickly during subinterval 2 , resetting the transformer faster. Unfortunately, chis also increases the voltage stress applied to transistor $Q_{1}$. The maximum voltage applied to transistor $Q_{1}$ occurs during subinterval 2; solution of the circuit of Fig. 6.25(b) for this voltage yields

$$
\begin{equation*}
\max \left(v_{\varepsilon_{1}}\right)=V_{8}\left(1+\frac{n_{1}}{n_{2}}\right) \tag{6.37}
\end{equation*}
$$

For the common choice $n_{1}=n_{2}$, the voltage applied to the transistor during subinterval 2 is $2 V_{g}$. In practice, a somewhat higher voltage is observed, due to ringing associated with the transformer leakage inductance. So decreasing the tums ratio $n_{2} / n_{1}$ allows increase of the maximum transistor duty cycle, at the expense of increased transistor blocking voltage.

A two-transistor version of the forward converter is illustrated in Fig. 6.27. Transistors $Q_{1}$ and $Q_{2}$ are controlled by the same gate drive signal, such that they both conduct during subinterval 1 , and are off during subintervals 2 and 3 . The secondary side of the converter is identical to the single-transistor forward converter; diode $D_{3}$ conducts during subinterval 1 , while diode $D_{4}$ conducts during subintervals 2 and 3. During subinterval 2 , the magnetizing current $i_{M}(t)$ forward-biases diodes $D_{1}$ and $D_{2}$. The trans-


Fig. 6.27 Two-transistor forward converter.
former primary winding is then connected to $V_{g}$, with polarity opposite that of subinterval 1. The magnetizing current then decreases, with slope $-V_{\mathrm{g}} / L_{\mathrm{M}}$. When the magnetizing current reaches zero, diodes $D_{1}$ and $D_{2}$ become reverse-biased. The magnetizing current then remains at zero for the balance of the switching period. So operation of the two-transistor forward convetter is similar to the single-transistor forward converter, in which $n_{1}=n_{2}$. The duty cycle is limited to $D<0.5$. This converter has the advantage that the transistor peak blocking voltage is limited to $V_{g}$, and is clamped by diodes $D_{1}$ and $D_{2}$. Typical power levels of the two-transistor forward converter are similar to those of the half-bridge configuration.

The utilization of the transformer of the forward converter is quite good. Since the transformer magnetizing current cannot be negative, only half of the core $B-H$ loop can be used. This would seemingly imply that the transformer cores of forward converters should be twice as large as those of full- or half-bridge converters. However, in modern high-frequency converters, the flux swing is constrained by core loss rather than by the core material saturation flux density. In consequence, the utilization of the transformer core of the forward converter can be as good as in the full- or half-bridge coniggurations. Utilization of the primary and secondary windings of the transformer is better than in the full-bridge, halfbridge, or push-puli configurations, since the forward converter requires no center-tapped windings. During subinterval 1 , all of the available winding copper is used to transmit power to the load. Essentially no unneccssary current flows during subintervals 2 and 3 . Typically, the magnetizing current is small compared to the reflected load current, and has negligible effect on the transformer utilization. So the transformer core and windings are effectively utilized in modern forward converters.

### 6.3.3 Push-Pull Isolated Buck Converter

The push-pull isolated buck converter is illustrated in Fig. 6.28. The secondary-side circuit is identical with the full- and half-bridge converters, with identical waveforms. The primary-side circuil contains a center-tapped winding. Transistor $Q_{1}$ conducts for time $D T_{s}$ during the first switching period. Transistor $Q_{2}$ conducts for an identical length of time during the next switching period, such that volt-second balance is matntained across the transformer primary winding. Converter waveforms are illustrated in Fig. 6.29. This conventer can operate oven the cntire range of duty cycles $0 \leq D<1$. Its conversion ratio is given by

$$
\begin{equation*}
V=n D V_{s} \tag{6.38}
\end{equation*}
$$

This converter is sometimes used in conjunction with low input voltages. It tends to exhibit fow primary-

Fig. 6.28 Push-puil isolated buck converter.


Fig. 6.29 Waveforms of the pusll-pull jsolated buck converter.

side conduction losses, since at any given instant only one transistor is connected in series with the de source $V_{g}$. The ability to operate wilf transistor duty cycles approaching unity also allows the turns ratio $n$ to be minimized, reducing the transistor currents.

The push-pull configuration is prone to transformer saturation problems. Since it cannot be guaranted that the forward voltage drops and conduction times of transistors $Q_{1}$ and $Q_{2}$ are exactly equal, small imbalances can cause the do component of voltage applied to the transformer primary to be nonzero. In consequence, during every two switching periods there is a net increase in the magnitude of the magnetizing current. If this imbalance continues, then the magnetizing current can eventually become large enough to saturate the transformer.

Current-programmed control can be employed to mitigate the transformer saturation problems. Operation of the push-pull converter using only duty cycle control is not recommended.

Utilization of the transformer core material and secondary winding is sirnilat to that for the fullbridge converter. The flux and magnetizing current can be both positive and negative, and therefore the entire $B-H$ loop can be used, if desired. Since the primary and secondary windings are both centertapped, their utilization is suboptimal.

Fig. 6.30 Derivatiot of the flyback converter: (a) buck-boost converter; (b) inductor $L$ is wound with two parallel wires; (c) inductor windings are isolated, leading to the flyback converter; (d) with a $1: 3$ turns ratio and positive output.

### 6.3.4 Flyback Converter

The flyback converter is based on the buck-boost converter. Its derivation is illustrated in Fig. 6.30. Figure 6.30 (a) depicts the basic buck-boost conventer, with the switch realized using a MOSFET and diode. In Fig. $6.30(\mathrm{~b})$, the inductor winding is constructed using two wires, with a $1: 1$ turns ratio. The basic function of the inductor is unchanged, and the parallel windings are equivalent to a single winding constructed of larger wire. In Fig. 6.30(c), the connections between the two windings are broken. One winding is used while the transistor $Q_{1}$ conducts, while the other winding is used when diode $D_{1}$ conducts. The total current in the two windings is unchanged from the circuit of Fig. 6.30(b); however, the current is now distributed between the windings differently. The magnetic fields inside the inductor in both cases

Fig. 6.31 Flyback converter circuit: (a) with transformer equivalent circuit model, (b) during subinterval 1 , (c) during subinterval 2.

are identical. Although the two-winding magnetic device is represented using the same symbol as the transformer, a more descriptive name is "two-winding inductor." This device is sometimes also called a flyback transformer. Unlike the ideal transformer, current does not flow simultaneously in both windings of the flyback transformer. Figure 6.30(d) illustrates the usual configuration of the flyback convetter. The MOSFET source is connected to the primary-side ground, simplifying the gate drive circuit. The transformer polarity marks are reversed, to oblain a positive oulpul voltage. A 1 : $n$ turns ratio is introduced; this allows better converter optimization.

The flyback converter may be analyzed by insertion of the model of Fig, 6.16(b) in place of the flyback transformer. The circuit of Fig. 6.31 (a) is then obtained. The magnetizing inductance $L_{M}$ functions in the same manner as inductor $L$ of the original buck-boost converter of Fig. $6.30(a)$. When transistor $Q_{1}$ conducts, energy from the de source $V_{g}$ is stored in $L_{M}$. When diode $D_{1}$ conducts, this stored energy is transferred to the load, with the inductor voltage and current scaled according to the $1: n$ turns ratio.

During subinterval 1 , while transistor $Q_{1}$ conducts, the converter circuit model reduces to Fig.
6.31(b). The inductor voltage $v_{L}$, capacitor current $i_{C}$, and dc source current $i_{g}$ are given by

$$
\begin{align*}
& v_{L}=V_{t} \\
& i_{C}=-\frac{v}{R}  \tag{6.39}\\
& i_{S}=i
\end{align*}
$$

With the assumption that the converter operales in the continuous conduction mode, with small inductor current ripple and small capacitor voltage ripple, the magnetizing curtent $i$ and output capacitor voltage $v$ can be approximated by their dc components, $I$ and $V$, respectively. Equation ( 6.39 ) then becomes

$$
\begin{align*}
v_{L} & =V_{s} \\
i_{c} & =-V_{R}  \tag{6.40}\\
i_{s} & =1
\end{align*}
$$

During the second subinterval, the transistor is in the off-state, and the diode conducts. The equivalent circuit of Fig. $6.31(\mathrm{c})$ is obtained. The primary-side magnetizing inductance voltage $v_{L}$, the capacitor current $i_{C}$, and the de source current $i_{g}$ for this subinterval are:

$$
\begin{align*}
& v_{L}=-\frac{y}{h} \\
& i_{c}=\frac{i}{h}-\frac{v}{R}  \tag{6.41}\\
& i_{g}=0
\end{align*}
$$

It is important to consistently define $v_{t}($ ) on the same side of the transformer for all subintervals. Upon making the small-lipple approximation, one obtains

$$
\begin{align*}
& v_{L}=-\frac{V}{n} \\
& i_{C}=\frac{1}{n}-\frac{V}{R}  \tag{6.42}\\
& i_{z}=0
\end{align*}
$$

The $v_{I}(t), i_{d}(t)$, and $i_{g}(t)$ waveforms are sketched in Fig. 6.32 for continuous conduction mode operation.
Application of the principle of volt-second balance to the primary-side magnetizing inductance yiedds

$$
\begin{equation*}
\left\langle v_{L}\right\rangle=D\left(v_{g}\right)+D\left(-\frac{V}{n}\right)=0 \tag{6.43}
\end{equation*}
$$

Solution for the conversion ratio then leads to

$$
\begin{equation*}
M(D)=\frac{V}{V_{g}}=n \frac{D}{D^{\prime}} \tag{6.44}
\end{equation*}
$$

So the conversion ratio of the fyback converter is similar to that of the buck-boost converter, but contains an added factor of $n$.

Application of the principle of charge balance to the output capacitor Cleads to

$$
\begin{equation*}
\left\langle i_{c}\right\rangle=D\left(-\frac{V}{R}\right)+D\left(\frac{I}{\pi}-\frac{V}{R}\right)=0 \tag{6.45}
\end{equation*}
$$

Fig. 6.32 Flyback converter waveforms, contimuous conduction mode.


Solution for $I$ yields

$$
\begin{equation*}
S=\frac{n V}{D R} \tag{6.46}
\end{equation*}
$$

This is the de component of the magnetizing cuncat, referred to the primary. The de component of the source current $i_{j}$ is

$$
\begin{equation*}
I_{s}=\left\langle i_{i}\right\}=D(I)+D(0) \tag{6.47}
\end{equation*}
$$

An equivalent circuit that models the de components of the lybuck converter waveforms can now be constructed. Circuits corresponding to the inductor loop equation ( 6.43 ) and to node equations (6.45) and (6.47) are illustrated in Fig. 6.33 (a). By replacing the dependent sources with ideal do transformers, one obtains Fig. 6.33 (b). This is the dc equivalent circuit of the flyback converter. It contains a 1: $D$ buck-type conversion ratio, followed by a $D^{\prime}: 1$ boost-type conversion ratio, and an added factor of I: $n$ arising from the flyback transformer turns ratio. By use of the method developed in Chapter 3 , the model can be refined to account for losses and to predict the converter efficiency. The flyback converter can also be operated in the discontinuous conduction mode; analysis is left as a homework problem. The results are similar to the DCM buck-boost converter results tabulated in Chapter 5, but are generalized to account for the thms ratio $1: m$.

The flyback converter is commonly used at the 50 to 100 W power range, as well as in highvoltage power supplies for televisions and computer monitors. It has the advantage of very low parts


Fig. 6.33 Flyback converter equivalent circuit model, CCM: (a) circuits coresponding to Eqs. (6.43), (6.45), and (6.47); (b) equivalent circuit containing ideal de transformers.
count. Multiple outputs can be obtained using a minimum number of parts: each additionat output requires only an additional winding, diode, and capacitor. However, in comparison with the full-bridge, half-bridge, or two-transistor forward converters, the flyback converter has the disadvantages of high transistor voltage stress and poor cross-regulation. The peak transistor voltage is equal to the de input voitage $V_{g}$ plus the reffected load voltage $W / n$; in practice, additional voltage is observed due to ringing associated with the transformer leakage inductance. Rigorous comparison of the utilization of the flyback transformer with the transformers of buck-derived circuits is difficult because of the different functions performed by these elements. The magnetizing current of the flyback transformer is unipolar, and hence no more than half of the core material $B-H$ loop can be utilized. The magnetizing curtent must contain a significant de component. Yet, the size of the flyback transformer is quite small in designs intended to operate in the discontinuous conduction mode. However, DCM operation leads to increased peak currents in the transistor, diode, and filter capacitors. Continuous conduction mode designs require larger values of $L_{w}$, and hence larger dyback transformers, but the peak currents in the power stage elements are lower.

### 6.3.5 Boost-Derived Isolated Converters

Transformer-isolated boosi converters can be derived by inversion of the source and load of buck-derived isolated converters. A number of configurations are known, and two of these are briefly discussed here. These converters find some employment in high-voltage power suppties, as well as in low-harmonic rectifier applications.

A full-bridge configutation is diagrammed in Fig. 6.34, and waveforms for the continuous conduction mode are illustrated in Fig. 6.35. The circuit topologies during the first and second subintervals are equivalent to those of the basic nonisolated boost converter, and when the turns ratio is $1: 1$, the inductor current $i(t)$ and output current $i_{u}(t)$ waveforms are identical to the inductor current and diode current. waveforms of the nonisolated boost converter.

During subintervai 1 , all four transistors operate in the on state. This connects the inductor $L$ across the de inpul source $V_{g}$, and causes diodes $D_{1}$ and $D_{2}$ to be reverse-biased. The inductor cunent $i(t)$


Fig. 6.34 Full-bridge Iransformer-isolated boost converter.


Tig. 6.35 Waveforms of the transformer-isolated full-bridge boost converter, CCM .
increases with slope $V_{k} / L$, and cnergy is transferred from the de source $V_{g}$ to inductor $L$. During the second subinterval, transistors $Q_{2}$ and $Q_{3}$ operate in the off state, so that inductor $L$ is connected via transistors $Q_{1}$ and $Q_{4}$ through the transformer and diode $D_{1}$ to the dc output. The next switching period is similar, except that during subinterval 2, transistors $Q_{1}$ and $Q_{4}$ operate in the off state, and inductor $L$ is connected via transistors $Q_{2}$ and $Q_{3}$ through the transformer and diode $D_{2}$ to the de output. If the transistor off-imes and the diode forward drops are identical, then the average transformer voltage is zero, and the net volt-seconds applied to the transformer magnetizing inductance over two switching periods is zero.

Application of the principle of inductor volt-second balance to the inductor voltage waveform $v_{L}(t)$ yields

$$
\begin{equation*}
\left\langle v_{s}\right\rangle=D\left(V_{s}\right)+D^{\prime}\left(V_{s}-\frac{V}{n}\right)=0 \tag{6.48}
\end{equation*}
$$

Solution for the conversion ratio $M(D)$ then leads to

$$
\begin{equation*}
M(D)=\frac{V}{V_{3}}=\frac{n}{D^{T}} \tag{6.49}
\end{equation*}
$$

This result is similar to the boost converter $M(D)$, with an added factor of $n$ due to the transformer tums ratio.

The transistors must block the reflected load voltage $V / n=V_{b} / D^{\prime}$. In practice, additional voltage
(a)

(b)


Fig. 636 Push-puly isolated converters: (a) based on the boost converter, (b) based on the Watkins-Johnson converter.
is observed dne to ringing associated with the transformer leakage inductance. Because the instantaneous transistor curtent is linited by inductor $L$, saturation of the transformer due to small imbalances in the semicondactor forward voltage drops or conduction times is not catastrophic. [ndeed, control schemes are known in which the transformer is purposely operated in saturation during subinterval 1 [13, 15].

A push-pull configuration is depicted in Fig. 6.36(a). This configuration requires only two transistors, each of which must block voltage $2 \mathrm{~V} / \mathrm{h}$. Operation is otherwise similar to that of the full-bridge. During subinterval 1 , boh transistors conduct. During subinterval 2 , one of the transistons operates in the off state, and cnergy is transfered from the inductor through the transformer and one of the diodes to the output. Transistors conduct during subinterval 2 during alternate switching periods, such that transformer volt-second balance is maintained. A similar push-pull version of the Wakins-Johnson conventer, converter 6 of Fig. 6.14, is illustrated in Fig. 6.36(b).

### 6.3.6 Isolated Versions of the SEPIC and the Cuk Converter

The artifice used to obtain isolation in the flyback converter can also be applied to the SEPIC and inverse-SEPIC. Referring to Fig. 6.37 (a), inductor $L_{2}$ can be realized using two windings, leading to the isolated SEPIC of Fig. 6.37(b). An equivalent circuit is given in Fig. 6.37(c). It can be seen that the mag-
(a)

(b)

(c)


Fig. 6.37 Obtaining isolation in the SEPIC: (a) basic nonisolated converter, (b) isotated SEPIC, (c) with transformer equivalem circuit model.

Fig. 6.38 Waveforms of the isolated SEPIC, continuous conduction mode.

netizing inductance performs the energy-storage function of the original inductor $L_{2}$. In addition, the ideal transformer provides isolation and a turns ratio.

Typical primary and secondary winding current waveforms $i_{j^{\prime}}(t)$ and $i_{3}(t)$ are portrayed in Fig. 6.38 , for the continuous conduction mode. The magnetic device must function as both a flyback transformer and also a conventional two-winding transformer. During subinterval 1 . while transistor $Q_{1}$ conducts, the magnetizing curnent flows through the primary winding, and the secondary winding current is zero. During subinterval 2 , while diode $D_{1}$ conducts, the magnetizing current flows through the secondary winding to the load. In addition, the input inductor current $i_{1}$ flows through the primary winding. This induces an additional component of secondary current $i_{1} / n$, which also flows to the load. So design of the SEPIC transformer is somewhat unusual, and the rms winding currents are larger than those of the flyback transformer.

By application of the principle of volt-second balance to inductors $L_{4}$ and $L_{w}$, the conversion ratio can be shown to be

$$
\begin{equation*}
M(D)=\frac{V}{V_{n}}=\frac{n D}{D} \tag{6.50}
\end{equation*}
$$

Ideally, the transistor must block voltage $V_{8} / D^{\prime}$. In practice, additional voltage is observed due to ringing associated with the transformer leakage inductance.


Fig. 6.39 Jsolated inverse-SEPIC.
An isolated version of the inverse-SEPIC is shown in Fig. 6.39. Operation and design of the Lransformer is similar to that of the SEPIC.

Isolation in the Ćuk converter is obtained in a different manner [18]. The basic nonisolated Cuk converter is illustrated in Fig. 6.40(a). In Fig. 6.40(b), capacitor $C_{1}$ is split into two series capacitors $C_{l a}$ and $C_{1 b}$. A transfomer can now be inserted between these capacitors, as indicated in Fig. 6.40(c). The polarity marks have been reversed, so that a positive oulput voltage is obtained. Having capacitors in series with the transformer primary and secondary windings ensures that no de voltage is applied to the transformer. The transformer functions in a conventional manner, wh small magnetizing current and negligible energy storage within the magnetizing inductance.

Utilization of the transformer of the Cuk conventer is quite good. The magnetizing current can

Fig. 6.40 Obtaiaing isolation in the Cuk converter: (a) basic nonisolated Cuk cowverter, (b) splitting capacitor $C_{L}$ into two serves capacitors, (c) insertion of translormer berweca capacitors.

be both positive and negative, and hence the entire core $B-H$ Ioop can be utilized if desired. There are no center-tapped windings, and all of the copper is effectively utilized. The transistor must block voltage $V_{1} / D^{r}$, plus some additional voltage due to ringing associated with the transformer leakage inductance. The conversion ratio is identical to that of the isolated SEPIC, Eq. (6.50).

The isolated SEPIC and Cuk converter find application as switching power supplies, typically at power levels of several hundred watts. They are also now finding use as ac-dc low-harmonic rectifiers.

### 6.4 CONVERTER EVALUATION AND DESIGN

There is no ultimate converter perfectly suited for all possible applications. For a given application, with given specifications, trate studies should be performed to select a converter topology. Several approaches that meet the specifications should be considered, and for each approach important quantities such as worst-case transistor voltage, worst-case transistor rms current, transformer size, etc., should be computed. This type of quantitative comparison can lcad to selection of the best approach, while avoiding the personal biases of the engineer.

### 6.4.1 Switeh Stress and Utilization

Often, the largest single cost in a converter is the cost of the active semiconductor devices. Also, the conduction and switching losses associated with the semiconductor devices often dominates the other converter losses. This suggests cvaluating candidate converter approaches by comparing the voltage and current stresses imposed on the active semiconductor devices. Minimization of the total switch stresses leads to minimization of the total silicon area required to realize the power devices of the converter.

So it is useful to compare the total active switch stress and active switch utilization of candidate converter approaches. In a good design, the voltages and currents imposed on the semiconductor devices is minimized, while the load power is maximized. If a converter contains $k$ active semiconductor devices, the total active switch stress $S$ can be defined as

$$
\begin{equation*}
s=\sum_{i=1}^{n} v_{i} I_{i} \tag{6.51}
\end{equation*}
$$

where $V_{j}$ is the peak voltage applied to semiconductor switch $j$, and $J_{j}$ is the rms cument applied to switch $j$. Peak rather than ms current is sometimes uscd, with qualitatively similar results. If the converter load power is $P_{\text {loms }}$, then the active switch utilization $U$ can be defined as

$$
\begin{equation*}
U=\frac{P_{\text {taud }}}{S} \tag{6.52}
\end{equation*}
$$

The switch utilization is less than one in transformer-isolated converters. and is a quantity to be maximized.

For example, consider the transistor utilization in the CCM flyback converter of Fig. 6.30 (d). The peak transistor voltage occurs during subinterval 2 , and is equal to the de input voltage $V_{g}$ plus the reflected load woltage $V / n$ :

$$
\begin{equation*}
V_{Q!, p \mathrm{k}}=V_{\mathrm{z}}+\frac{V}{n}=\frac{V_{\mathrm{y}}}{\dot{D}} \tag{6.53}
\end{equation*}
$$

The transistor current waveform coincides with the input current waveform $i_{p}(t)$, which is sketched in Fig. 6.32. The rms value of this waveform is

$$
\begin{equation*}
I_{Q \mid, \mathrm{rarx}}=I \sqrt{\bar{D}}=\frac{P_{\mathrm{taw}}}{V_{k}, \bar{D}} \tag{6.54}
\end{equation*}
$$

So the total active switch stress is

$$
\begin{equation*}
\left.S=V_{Q \mid, \ldots k} I_{Q L . m s,}=\left(v_{g}+\frac{V}{n}\right) \right\rvert\,(\mid \sqrt{D}) \tag{6.55}
\end{equation*}
$$

The load power $P_{\text {trad }}$ can be expressed in terms of $V$ and $J$ by solution of the equivalent circuit model, Fig. $6.33(\mathrm{~b})$. The result is

$$
\begin{equation*}
P_{b u c}=D \vee \frac{1}{n} \tag{6.56}
\end{equation*}
$$

Use of Eq. (6.44) to eliminate $V_{g}$ from Eq. (6.55), and evaluation of Eq. (6.52), leads to

$$
\begin{equation*}
U=D^{\cdot} \sqrt{D} \tag{6.57}
\end{equation*}
$$

The transistor utilization $U$ tends to zero at $D=0$ and at $D=1$, and reaches a maximum of $U=0.385$ at $D=1 / 3$.

For given values of $V_{g}$, , and the load power, the designer can arhitrarily choose the duty cycle $D$. The turns ratio is then chosen to satisfy Eq. (6.44), as follows:

$$
\begin{equation*}
n=\frac{V}{V_{\mathrm{g}}} \frac{D}{D} \tag{6.58}
\end{equation*}
$$

At low duty cycle, the transistor ims current becomes large because the transformer turns ratio must be large. At a duty cycle approaching one, the transistor peak voltage is large. So the choice $D=1 / 3$ is a good one, which minimizes the product of peak transistor voltage and rms transistor current. In practice, the converter musi be optimized to meet a number of different criteria, so a somewhat different duty cycle may be chosen. Also, the converter must usually be designed to operate with some given range of load powers and input voltages; this can lead to a different choice of $D$, as well as to reduced switch utilization.

For a simple comparison between converters, the switch utilizations of a number of isolated and nonisolated converters are collected in Table 6. 1 . For simplicity, the formulas assume that the converter is designed to function at a single operating point, that is, with no variations in $V_{p}, V$ or $P_{\text {toed }}$.

It can be seen that the nonisolated buck and boost converters operate most efficiently when their conversion ratios $M(D)$ are near one. In the case of the boost converter, the switch utilization is greater than one for $D<0.382$, and approaches infinity as $D$ tends to zero. The reason for this is that, at $D=0$, the transistor is always off and hence its rms cument is zero. But at $D=0, V=V$, , so the output power is nonzero. All of the load power flows through the diode rather than the transistor. Of course, if it is desired that $V=V_{s}$, then it would be best to eliminate the boost converter, and directly connect the load to the input woltage. But it is nonetheless true that if the output voltage $V$ is not too much greater than $V$, , then a large amount of power can be controlled by a relatively small transistor. Similar arguments apply to the buck converter: all of the load power must flow through the transistor and hence $U \leq 1$, yet converter efficiency and cost per watt are optimized when the output voltage $V$ is not too much smaller than the input voltage.

Table 6.1 Active switch utilizations of some common dc-dc converters, single operating point

| Converter | $U(D)$ | $\max U(D)$ | max $U(D)$ <br> occurs at $D=$ |
| :--- | :---: | :---: | :---: |
| Buck | $\sqrt{D}$ | 1 | 1 |
| Boost | $\frac{D^{\prime}}{\bar{D}}$ | $\infty$ | 0 |
| Buck-boost, Ilyback, nonisolated SEPJC, <br> isolated SEPIC, nonisolated Cuk, isolated Cuk | $D^{\prime} \sqrt{D}$ | $\frac{2}{3 \sqrt{3}}=0.385$ | $\frac{1}{3}$ |
| Forward, $n_{1}=n_{2}$ | $\frac{1}{2} \sqrt{D}$ | $\frac{1}{2 \sqrt{2}}=0.353$ | $\frac{1}{2}$ |
| Other isolated buck-derived converters <br> (full-bridge, half-bridge, push-pull) | $\frac{\sqrt{D}}{2 \sqrt{2}}$ | $\frac{1}{2 \sqrt{2}}=0.353$ | 1 |
| Isolated boost-derived converters <br> (full-bridge, push-pull) | $\frac{D}{2 \sqrt{1+D}}$ | $\frac{1}{2}$ | 0 |

Incorporation of an isolation transformer leads to reduced switch utilization. In general, trans-former-isolated buck-derived conveiters should be designed to operate at as large a duty cycle as other considerations will allow. Even so, the switch utilization is reduced to $U \leq 0.353$, meaning that the switch stress is increased by a factor of approximately 2.8 as compared with the nonisolated buck converter at $D=1$. On the other hand, the transformer turns ratio can be chosen to match the load voltage to the input voltage and better optimize the converter. For example, in a full-bridge buck-derived converter operating with $V_{g}=500 \mathrm{~V}$ and $V=5 \mathrm{~V}$, the turns ratio could be chosen to be nearly $100: 1$, leading to a duty cycle close to one and switch utilization of approximately 0.35 . To obtain a 1 kW output power, the total transistor stress would be $1 \mathrm{~kW} / 0.35=2.86 \mathrm{kVA}$. By comparison, the nonisolated buck converter would operate with a duty cycle of 0.01 and a switch utilization of 0.1 . Its total switch stress would be $1 \mathrm{~kW} / 0.1$ $=10 \mathrm{kVA}$; transistors with larger rated currents and lower on-resistances would be needed. Similar arguments apply to the transformer-isolated boost-derived converters: these conventers are better optimized when they operate at low duty cycles.

The nonisolated buck-boost, nonisolated SEPIC, nonisolated Cuk converter, and the isolated SEPIC, flyback, and Cuk converters have similar switch utilizations. In all of these converters, $U \leq 0.385$, which is approximately the same as in the isolated buck-derived converters. So the nonisolated versions of these converters rend to have lower switch utilizations than the buck or boost converters; however, isolation can be obtained with no additional penalty in switch stress. Switch utilization of a single-operating-point design is maximized when the turns ratio is chosen such that $D=1 / 3$.

The cost of the active semiconductor devices of a converter approach can be estimated using the converter switch utilization, as follows:

$$
\binom{\text { semiconductor cost }}{\text { per } k W \text { oulpul power }}=\frac{\binom{\text { semiconductor device cost }}{\text { per rated } k \text { VA }}}{\left(\begin{array}{c}
\text { woltage }  \tag{6.59}\\
\text { derating } \\
\text { factor }
\end{array}\right)\left(\begin{array}{c}
\text { current } \\
\text { derating } \\
\text { factor }
\end{array}\right)\left(\begin{array}{c}
\text { converter } \\
\text { switch } \\
\text { utilization }
\end{array}\right)}
$$

The semiconductor device cost per rated kVA is equal to the cost of a semiconductor device, divided by
the products of its maximum voltage rating and its maximum mons current capability, expressed in $\$ / k V A$. This figure depends on a variety of factors, including the device type, packaging, voltage and power levels, and market volume. A typical U.S. value in 2000 is less than $\$ 1 / \mathrm{kVA}$. Voltage and curent derating is required to obtain reliable operation of the semiconductor devices. A typical design guideline is that the worst-case peak transistor voltage (including transients, voltage spikes due to ringing, and all other anticipated events) should not exceed $75 \%$ of the rated transistor volage, leading to a voltage derating factor of ( 0.75 ). Hence, the cost of the active semiconductor switches in a 2000 isolated dc-de converter is typically in the range $\$ 1$ to $\$ 10$ per $k W$ of output power for medium to high-power applications.

### 6.4.2 Design Using Computer Spreadsheet

Computer spreadshets are a useful tool for performing converter trade studies and designs. Given specifications regarding the desired output voltage $V$, the ranges of the input voltage $V_{y}$ and the load power $P_{\text {tond }}$ the desired oulpur voltage ripple $\Delta v$, the switching frequency $f_{s}$, ctc., various design options can be explored. The transformer turns ratio and the inductor current ripple $\Delta i$ can be taken as design variables, chosen by the engineer. The range of duty cycle variations and the inductor and capacitor component values can then be computed. Worst-case values of the curents and voltages applied to the various powerstage elements can also be evaluated, as well as the sizes of the magnetic elements. By investigating several choices of the design variables, a good compromise between the worst-case voltage stresses and current stresses can be found.

A short spreadsheet example is given in Table 6.2. The converter operates from a de voltage derived by rectitying a $230 \mathrm{~V} \pm 20 \%$ ac source voltage. The converter dc input voltage $V_{g}$ is therefore $230 \sqrt{2} \mathrm{~V} \pm 20 \%$. The load voltage is a regulated 15 V dc , with switching ripple $\Delta v$ no greater than 0.1 V . The load power can vary over the range 20 W to 200 W . It is desired to operate with a switching frequency of $f_{s}=100 \mathrm{kHz}$. These values are entered as specifications, at the top of the spreadsheet. The design of a forward converter, Fig. 6.22, and of a llyback converter, Fig. 6.30(d), to meet these specifications is investigated in the spreadsheet. Continuous conduction mode designs are investigated: the inductor current ripple $\Delta i$ is chosen small enough that the converter operates in CCM at fual load power. Depending on the choice of $\Delta i$, the converter may operate in either CCM or DCM at minimum load power.

For the single-transistor forward converter, the turns ratios $n_{2} / n_{1}$ and $n_{3} / n_{1}$, as well as the inductor current ripple $\Delta i$, can be taken as design variables. For this example, the reset-winding tums ratio $n_{2} / n_{1}$ is chosen to be one, and hence the duly cycle is limited to $D<0.5$ as given by Eq. (6.35). The maximunt dury cycle is compured fitst. The output voltage of the forward converter, in continuous conduction mode, is given by Eq. (6,36). Solution for the duty cycle $D$ leads to

$$
\begin{equation*}
D=\frac{n_{1}}{n_{3}} \frac{V}{V_{8}} \tag{6.60}
\end{equation*}
$$

The maximum value of $D$ occurs at minimum $V_{g}$ and at full load, and is given in Table 6.2. The minimum $C C M$ value of $D$, occorring at maximum $V_{k}$, is also listed.

The value of the inductance $L$ is computed next. The magnitude of the inductor current ripple $\Delta i$ can be computed in a manner similar to that used for the nonisolated buck converter to obtain Eq. (2.15). The result is

$$
\begin{equation*}
\Delta i=\frac{D^{\prime} V T}{2 L} \tag{6.61}
\end{equation*}
$$

Table 6.2 Spreadsheet design example

| Specifications |  |  |  |
| :---: | :---: | :---: | :---: |
| Maximum input voltage $V_{2}$ | 390 V |  |  |
| Minimum input voltage $V_{y}$ | 260 V |  |  |
| Output wollage $V$ | 15 V |  |  |
| Maximum load power $P_{\text {lead }}$ | 200 W |  |  |
| Minimum loud power $P_{\text {tome }}$ | 20 W |  |  |
| $S$ witching frequency $f_{s}$ | 100 kHz |  |  |
| Maximum output ripple $\Delta v$ | 0.1 V |  |  |
| Forward converter design, CCM |  | Flyback converter design, CCM |  |
| Design variables |  | Design variables |  |
| Reset winding turns ratio $n_{2} / h_{1}$ | 1 | Turns ratio $n_{2} / n_{3}$ | 0.125 |
| Turns ratio $n_{3} / n_{1}$. | 0.125 | Inductor current ripple $\Delta i$ | 3 A ref to sec |
| [nductor current ripple $\Delta i$ | 2. ref to sec |  |  |
| Results |  | Resulis |  |
| Maximum duty cycle $D$ | 0.462 | Maximum duty cycle $D$ | 0.316 |
| Minimum $D$, at full boad | 0.308 | Minimum $D$, at full load | 0.235 |
| Minimum $D$, at minimum load | 0.251 | Minimum $D$, at minimum load | 0.179 |
| Inductance $L$ | $26 \mu \mathrm{H}$ | Inductance L | $19 \mu \mathrm{H}$ ref to sec |
| Capacitance C | $25 \mu \mathrm{~F}$ | Capacitance C | $210 \mu \mathrm{~F}$ |
| Worst-case stresses |  | Worst-case stresses |  |
| Peak transistor voltage $v_{Q \mid}$ | 780 V | Peak transistor voltage $v_{Q \prime}$ | 510 V |
| Rms transistor cutrent | 1.13 A | Rms transistor current | 1.38 A |
| Transistor utilization $U$ | 0.226 | Transistor utilization $U$ | 0.284 |
| Peak diode voltage $v_{D 2}$ | 49 V | Peak diode voltage $v_{D 1}$ | 64 V |
| Rms diode current $i_{D 2}$ | 9.1 A | Rms diode current $i_{p 1}$ | 16.3 A |
| Peak diode voltuge $\nu_{b s}$ | 49 V | Peak diode current $i_{\text {D1 }}$ | 22.2 A |
| Ress diode curteat $i_{\text {Pa }}$ | 11.1 A |  |  |
| Rms output capacitor current ic | 1.15 A | Rms outpul capacitor current $i_{c}$ | 9.1 A |

The wors-case maximum ripple occurs in CCM at minimum duty cycle. Solution for $L$ yields

$$
\begin{equation*}
L=\frac{D^{\prime} V T_{3}}{2 \Delta i} \tag{6.62}
\end{equation*}
$$

This equation is used to select $L$ such that the worst-case ripple is equal to the specified value of $\Delta i$. The required value of $L$ is listed in Table 6.2. The required value of $C$ that leads to the specified woltage ripple $\Delta v$ is also computed, using Eq. (2.60). Since Eq. (2.60) neglects capacitor esr, a larger value of $C$ may be required in practice.

If the converter operates in the discontinuous conduction mode at light load, then the controller must reduce the duty cycle $D$ to maintain the required output voltage $V$. The conversion catio $M(D, K)$ of the DCM forward converter can be lound analytically, using the method developed in the previous chapter. Altematively, the nonisolated buck converter solution, Eq. (5.29), can be applied directly if all element values are referred to the transformer secondary side. Hence, the output voltage in DCM is given by

$$
\begin{equation*}
V=\frac{n_{3}}{n_{1}} V_{z} \frac{2}{1+\sqrt{1+\frac{4 K}{D^{2}}}} \tag{6.63}
\end{equation*}
$$

with $K=2 L / R T_{s}$, and $R=V^{2} / P_{\text {itodi }}$. Solution for the duty cycle $D$ yields

$$
\begin{equation*}
D=\frac{2 \sqrt{K}}{\sqrt{\left(\frac{2 n_{3} V_{k}}{n_{1} V}-1\right)^{2}-1}} \tag{6.64}
\end{equation*}
$$

The actual duty cycle is the smalter of Eqs. (6.60) and (6.64). The minimum duty cycle occurs at minimum load power and maximum $V_{k}$, and is given in Table 6.2.

Werst-case component stresses can now be cualuated. The peak transistor voltage is given by Eq. (6.37). The rms transistor current is calculated with the help of Appendix 1. With the assumption that the transformer magnetizing current can be neglected, the transistor current is equal to the reflected inductor current $i(t) n_{3} / h_{1}$ during subinterval 1 , and is equal to zero during subintervals 2 and 3 . The rms transistor current is therefore

$$
\begin{equation*}
I_{01, m m}=\frac{n_{3}}{n_{1}} \sqrt{D} \sqrt{I^{2}+\frac{(\Delta)^{2}}{3}}=\frac{n_{3}}{n_{1}} \sqrt{D} \tag{6.65}
\end{equation*}
$$

where $I=P_{\text {tead }} / V$. The worst-case value of $I_{\mathrm{el} \text {-mms }}$ occurs at maximum load power and at maximum duty cycle. Expressions for the worst-case stresses in the diodes and output capacitor, as well as for the fyback converter, are found in a similar manner. Their derivation is left as an exercise for the student.

The designs of Table 6.2 are good ones which illustrate the tradeoffs inherent in selection of an isolated converter topology, although some additional design optimization is possible and is left as a homework problem. Both designs utilize a tums ratio of $8: 1$. The rmst transistor curent is $22 \%$ higher in the flyback converter. This current could be reduced, at the expense of increased transistor voltage. The llyback converter imposes only 510 V on the transistor. A transistor rated at 800 V or 1000 V could be used, with an adequate voltage derating factor and some margin for voltage ringing due to transformer leakage inductance. The 780 V imposed on the transistor of the forward converter is $53 \%$ higher than in the flyback converter. Power MOSFETs with voltage ratings greater than 1000 V are not available in 1997; tence, when woltage ringing due to transformer leakage inductance is accounted for, this design will have an inadequate voltage design margin. This problem could be overcome by changing the reset winding turns ratio $n_{2} / n_{1}$, or by using a two-transistor forward converter. It can be concluded that the transformer reset mechanism of the flyback converter is better than that of the conventional forward converter.

Because of the pulsating nature of the secondary-side currents in the flyback converter, the rms and peak secondary currents are significantly higher than in the forward converter. The fyback converter diode must conduct an rms curient that is $47 \%$ greater than that of forward converter diode $D_{3}$, and $80 \%$ greater than the current in forward converter diode $D_{2}$. The secondary winding of the flyback transformer must also conduct this current. Furthermore, the output capacitor of the flyback converter must be rated to conduct an rms current of 9.1 A . This capacitor will be much more expensive than its counterpart in the forward converter. It can be concluded that the nonpulsating output current property of the forward converter is superior to the pulsating ourput current of the flyback. For these reasons, flyback converters and oher converters having pulsating output currents are usually avoided when the application calls for a high-current output.

### 6.5 SUMMARY OF KEY POINTS

1. The boost converter can be viewed as an inverse buck converter, while the buck-boost and Cuk converters arise from cascade connections of buck and boost converters. The properties of these converters are consistent with their origins. Ac outputs can be obtained by differential connection of the load. An infinite number of converters are possible, and several are listed in this chapter.
2. For understanding the operation of most converters containing transformers, the transformer can be modeled as a magnetizing inductance in parallel with an ideal transformer. The magnetizing inductance must obey all of the usual rules for inductors, including the principle of volt-second balance.
3. The steady-state behavior of transtormer-isolated converters may be understood by first replacing the transformer with the magnetizing-inductance-plus-ideal-iransformer equivalent circuit. The techniques developed in the previous chapters can then be applied, ineluding use of inductor volt-second bahance and capacitor charge balance to find do currents and volcages, use of equivalent circuits to model losses and efficiency, and analysis of the discontinuous conduction mode.
4. In the full-bridge, hall-bridge, and push-pull isolated wersions of the buck and/or boost converters, the transforner frequency is twice the output ripple frequency. The transformer is reset while it transfers energy: the applied voltage polarity alternates on successive switching periods.
5. In the conventional forward converter, the transformer is reset while the transistor is off. The transformer magnetizing inductance operates in the discontinuous conduction mode, and the maximum dury cycle is limited.
6. The flyback cotwerter is based on the buck-boost converter. The flyback transformer is acmally a twowinding inductor, which stores and transfers energy.
7. The transformer turns ratio is an extra degree-of-freedom which the designer can choose to optimize the converter design. Use of a computer spreadsheet is an effective way to determine how the choice of turas ratio affects the component voltage and current stresses.
8. Total active switch stress, and active switch utilization, are two simplified figures-of-merit which can be used to compare the various converter citcuits.

## References

[1] S. Cuk, "Modeling, Analysis, and Design of Switching Converlers," Ph.D. thesis, California Institute of Technology, Noyember 1976.
[2] S. Guk and R. D. Midollbrook, "A New Optimum Topology Switching De-to-De Converter," IEEE Power Electronics Specialists Conference, 1977 Record, pp. 160-179, June 1977.
[3] E. LANDSMAN, "A Unifying Derivation of Switching Dc-Dc Converter Topologics," IEEE Power Electronics Specialists Conference, 1979 Record, pp. 239-243, June 1979.
[4] R. TYMERSKi and V. Vorperian, "Generation, Classification, and Analysis of Switched-Mode De-to-De Converters by the Use of Converter Cells," Proceedings International Telecommunications Energy Conference, pp. 181-195, October 1986.
[5] S. Cuk and R. Erickson, "A Conceptually New High-Frequency Switched-Mode Amplifier Technique Eliminates Current Ripple," Proceedügs Fifh Mational Solid Stote Power Conversion Conference (Powercon 5), pp. G3. 1-G322, May 1978.
[6] F. Barzegar and S. Ćuk, "A New Switched-Mode Amplifier Produces Clean Three-Phase Power," Proceeding: Nink Interwational SolddSate Power Conversion Conference (Powercon 9). pp. E3.1-E3.15, July 1982.
[7] K. D. T. Ngo, S. Cuk, and R. D. MidDLEFROOK, "A. New Flyback De-to-Three-Phate Converter with Sinusoidal Oulputs," IEEE Power Electronics Specialisis Conference, 1983 Record, pp. 377-388.
[8] R. W. ERICKSON, "Syuthesis of Switched-Mode Conventers," IEEE Power Electronics Specialist Conference, 1983 Record, pp. 9-22, June 1983.
[9] D. Maksimovic and S.ĆUK, "General Properties and Synthesis of PWM De-Dc Converters," IEEE Power Electronics Specialists Couference, 1989 Record, pp. 515-525, June 1989.
[10] M. S. Makowski, "On Topological Assumptions on PWM Converters-A Reexamination.' IEEE Power Electronics Specialists Conference, 1993 Record, pp. 141-147, June 1993.
[11] B. Israelsen, J. Martin, C. Reeve, and V. Scown, "A 2.5 kV High Reliability TWT Power Supply: Design Techniques for High Efficiency and Low Ripple," IEEE Power Electronics Specialists Conference, 1977 Record, pp. 109-130, June 1977.
[12] R. SEverns, "A New Curtent-Fed Converter Topology," IEEE Power Electronics Specialists Conference, 1979 Record, pp. 277-283, June 1979.
[13] V. J. Thottuvell, T. G. Wilson, and H. A. Owe., "Analysis and Design of a Puslr-Pull Current-Fed Converter," IEEE Power Elecronios Specialists Conference, 1981 Record, pp. 192-203, June 1981.
[14] R. Redl and N. Sokal, "Push-Pull Current-Fed Multiple-Outpul Dc-Dc Power Converter with Only One Inductor and with 0-100\% Switch Duty Ratio," IEEE Power Electronics Specialists Conference, 1980 Record, pp. 341-345, June 1982.
[15] P. W. Clarke, "Converter Regulation by Controlled Conduction Overlap," U. S. Fatent 3,938,024, February $10,1976$.
[16] R. P. Massey and E. C. SyYoer, "High-Voltage Single-Ended De-De Converter," IEEE Power Electronics Speciatisus Conference, 1977 Record, pp. 156-159, June 1977.
[17] D. Maksmović and S. Cuk, "Switehing Converters with Wide De Conversion Range," IEEE Transactions on Power Electronics, VI. 6, No. 1. pp. I51-157, January 1991.
[18] R. D. Midmlebrook and S. Ćuk, "Isolation and Multiple Outputs of a New Optimum Topology Switching De-to-De Converter,' IEEE Power Electoonics Specialists Conterence, 1978 Record, pp. 256-264, June 13-15, 1978.
[19] T. G. WILSon, "Cross Regulation in an Energy-Storage De-to-De Converter with Two Regulated Outputs." IEEE Power Electronics Specialists Conference, 1977 Record, pp. 190-199, June 1977.
[20] H. Matsuo. "Comparison of Multiple-Output Dc-De Converters Using Cross Regulation," IEEE Power Electronics Specialists Conference, 1979 Record, PD. 169-185, June 1979.
[21] K. Harada, T. Nabeshima, and K. Hisanaga, "State-Space Analysis of the Cross-Regulation," IEEE Power Electrontics Specialists Conference, 1979 Record, pp. 186-192, June 1979.
[22] J. N. Park and T. R. Zaloum, "A Dual Mode Forward/Flyback Converter," IEEE Power Electronics Speciadists Conference, 1982 Record, pp. 3-13, June 1982.
[23] S Cok, "General Topological Properties of Switching Structures," IEEE Power Electronics Specialists Conference, 1979 Record, po. 109-130, June 1979.
[24] R. Severns and G. Bloom, Modern Dc-to-Dc Switchmode Power Converter Circuits, New York: Van Nostrand Reinhold, 1985.
[25] N. Mohan, T. Undeland, aud W. Robbins, Power Electronics: Converters, Applicaions, ard Design, $2^{\text {ind }}$ edit., New York: John Wiley \& Sons, 1995.
[26] J. KASSAKIAN, M. Schlecht, and G. Verghese, Principles of Power Electronics, Reading, MA: Addi-son-Wesley, 1991.
[27] D. Mitchell, Dc-De Switching Regulator Analysis, New York: McGraw-Hill, 1988.
[28] K. Kit Sum, Switch Mode Power Conversion: Basic Theory and Design, New York: Marcel Dekker, 1984.
[29] R. E. Tarter, Solid-State Power Conversion Handbook, New York: John Wiley \& Sons, 1993.
[30] Q. CHEN, F. C. LeE, and M. M. Jovanovic. "DC Analysis and Design of Multiple-Output Forward Converters with Weighted Voltage-Mode Control," IEEE Applied Power Etectronics Confercnce, 1993 Record, pp. 449-455, March 1993.

## Problems

6.1 Tapped-inductor boost converter. The boost converter is sometimes modified as illustrated in Fig. 6.41, to obtain a larger cowversion ratio than would otherwise occur: The inductor winding contains a total of $\left(i t_{1}+r_{2}\right)$ turns. The transistor is connected to a tap placed $n_{1}$ turns from the left side of the inductor, as shown. The tapped inductor can be viewed as a twowinding ( $n_{1}: n_{2}$ ) transformer, in which the two windings are comnected in series. The inductance of the entire $\left(n_{1}+n_{2}\right)$ urn


Fig. 6.41 Tapped-inductor boost converter, Problem 6.1 winding is $L$.
(a) Sketch an equivalent circuit model for the tapped inductor, which includes a magnetizing inductance and an ideal transformer. Label the values of the magnetizing inductance and turns ratio.
(b) Determine an analytical expression for the conversion ratio $M=W V_{g}$. You may assume that the transistor, diode, tapped inductor, and capacitor are lossless. You may also assume that the converter operates in continuous conduction mode.
(c) Sketch $M(D)$ ws. $D$ for $n_{1}=n_{2}$, and compare to the nontapped $\left(H_{2}=0\right)$ case.
6.2 Arralysis of the DCM flyback conventer. The fyback converter of Fig. 6.30(d) operates in the discontinuous conduction mode.
(a) Model the flyback transformer as a magnetizing inductance in parallel with an ideal transformer,

## and sketch the converter circuits during the three subintervals.

(b) Derive the conditions for operation in discontinuous conduction mode.
(c) Solve the converter: derive expressions for the steady-state ontput volage $V$ and subinterval 2 (diode conduction interval) duty cycle $D_{2}$.
6.3 Analysis of the isolated inverse-SEPIC of Fig. 6.39. You may assume that the converter operates in the continuous conduction mode, and that all inductor current ripples and capacitor voltage ripples are small.
(a) Derive expressions for the de components of the magnetizing current, inductor current, and capacitor voluges.
(b) Derive analyical expressions for the rms values of the primary and secondary winding currents. Note that these quantities do not simply scale by the turns ratio.

The two-transistor flyback converter. The converter of Eig. 6.42 is sometimes used when the de input voltage is high. Transistors $Q_{1}$ and $Q_{2}$ are driven with the same gating signal, such that they tum on and off simultaneously with the same duty cycle $D$. Diodes $D_{1}$ and $D_{2}$ ensure that the off state voltages of the transistors do not exceed $V_{g}$. The converter operates in discontinuous conduction mode. The magnetizing inductance, refered to the primary side, is $L_{M}$.

Fig. 6.42 Two-transistor flyback converter, Problem 6.4.

(a) Determine an analytical expression for the steady-state output voltage $V$.
(b) Over what range of duty cycles does the transformer reset properly? Explain.

A nomideal flyback converter. The flyback converter shown in Fig. 6.30(d) operates in the continuous conduction mode. The MOSFET has on-resistance $R_{\text {ou }}$, and the diode has a constant forward voltage drop $V_{D}$. The flyback transformer has primary winding resistance $R_{p}$ and secondary winding resistance $R_{s}$.
(a) Derive a complete steady-state equivalent circuit model, which is valid in the continuous conduction mode, and which correctly models the loss elements listed above as well as the converter input and output ports. Sketch your equjvalent circuit.
(b) Derive an analytical expression for the converter elficiency.

6 A low-voltage computer power supply with synchronous rectification. The trend in digital integrated circuits is towards lower power supply voltages. It is difficult to construct a high-efficiency low-voltage power supply, because the conduction loss arising in the secondary-side diodes becomes very large. The objective of this problem is to estimate how the efficiency of a forward converter varies as the output voltage is reduced, and to investigate the use of synchronous rectifiers.

The forward converter of Fig. 6.22 operates from a dc input of $V_{\mathrm{p}}=325 \mathrm{~V}$, and supplies 20 A to its dc load. Consider three cases: (i) $V=5 \mathrm{~V}$, (ii) $V=3.3 \mathrm{~V}$, and (iii) $V=1.5 \mathrm{~V}$. For each case, the turns ratio $n_{3} / n_{l}$ is chosen such that the converter produces the required output voltage at a transistor duty cycle of $D=0.4$. The MOSFET has on-resistance $R_{m 2}=5 \Omega$. The secondary-side schotky diodes have
forward voitage drops of $V_{F}=0.5 \mathrm{~V}$. All other elements can be considered ideal.
(a) Llerive an equivalent circuit for the forward converter, which models the semiconductor conduction losses described above.
(b) Solve your model for cases (i), (ii), and (iii) described above. For each case, determine numerical values of the turns ratio $n_{3} / n_{1}$ and for the elficiency $\eta$.
(c) The secondary-side Schotky diodes are replaced by MOSFETs operating as synchronous rectifiers. The MOSFETs each have an on-resistance of $4 \mathrm{~m} \Omega$. Determine the new numerical values of the turns ratio $n_{3} / h_{1}$ and the efficiency $\eta$, for cases (i), (ii), and (iii).
6.7 Rotation of switching cells. A network containing switches and reactive elements has terminals $a, b$, and $c$, as illustrated in Fig. 6.43 (a). You are given that the relationship between the terminal volages is $V_{b c} / V_{a c}=\mu(D)$.
(a)

(b)

Fig. 6.43 Rotation of three-terminal switching cells. Problem 6.7
(c)

(a) Derive expressions for the source-to-load conversion ratio $V / V_{g}=M(D)$, in terms of $\mu(D)$, for the following three connection schemes:

$$
\begin{aligned}
& \text { (i) } a-A b \cdot B c \cdot C \\
& \text { (ii) } a-B b-C c \cdot A \\
& \text { (iii) } a-C b \cdot A c \cdot B
\end{aligned}
$$

(b) Consider the three-reminal network of Fig. 6.43(b). Determine $\mu(D)$ for this network. Plug your answer into your results from part (a), to verify that the buck, boost, and buck-boost converters are generated.
(c) Consider the three-terminal network of Fig. 6.43(c). Determine $\mu(D)$ for this network, Plug your answer into your results from part (a). What converters are generated?

Transformer-isolated current-sense circuit. It is often required that the curtent fowing in a power trausistor be sensed. A noniuductive resistor $R$ placed in scries with the transistor will produce a voltage $v(t)$ that is proportioual to the transistor drain cument $i_{D}(f)$. Use of a transformer allows isolation between the power transistor and the control circuit. The transformer turns ratio also allows reduction of the curent and power loss and increase of the voltage of the resistor. This problem is concerned with design of the transformer-isolated current-sense circuit of Fig. 6.44.

Fig. 6.44 Tramstormer-isolated circuit for sensing the transistor switch current, Problem 6.8


The rarstormer has a single-turn primary and an $n$-turn secondary winding. The transistor switches on and off with duty cycle $D$ and switching frequency $f_{s}$. While the transistor conducts, its current is essentially constant and is equal to $I$. Diodes $D_{1}$ and $D_{2}$ are conventional silicon diodes having Forward volage drop $V_{D}$. Diode $D_{2}$ is a zetuer diode, which can be modeled as a voltage source of value $V_{z}$, with the polarity indicated in the figure. For a proper design, the circuit elements should be chosen such that the transformer magnetizing current, in conjunction with diode $D_{2}$, operates in discontinuous conduction mode. In a good design, the magnetizing current is much smaller than the transistor current. Three subintervals oceur during each switching period: subinterval 1 , in which $Q_{1}$ and $D_{1}$ conduct; subinterval 2 , in which $D_{2}$ and $D_{2}$ conduct; subinterval 3 , in which $Q_{1}, D_{1}$ and $D_{2}$ are off.
(a) Sketch the cument sense circuit, replacing the tramsformer and zener diode by their equivalent circuits.
(b) Sketch the waveforms of the transistor current $i_{D}\left(\right.$ ) , the transformer magnetizing current $i_{M}(d)$, the primary winding voltage, and the voltage $v(t)$. Latel salient features.
(c) Determine the conditions on the zener voltage $V_{Z}$ that ensure that the transformer maguelizing current is reset to zero before the end of the switching period.
(d) You are given the following specifications:

| Switching frequency | $f_{s}=100 \mathrm{kHz}$ |
| :--- | :--- |
| Transistor duty cycle | $D \subseteq 0.75$ |
| Transistor peak current | $\max i_{D}(t) \leq 25 \mathrm{~A}$ |

The output voitage v(t) should equal 5 V when the transistor current is 25 A . To avoid saturating the transtomer core, the volt-seconds applied to the single-turn primary winding while the transistor conducts should be no greater than 2 wolt- $\mu \mathrm{sec}$. The silicon diode forward voltage drops are $V_{D}=0.7 \mathrm{~V}$.
Design the circuit: select values of $R$, $n$, and $V_{z}$.
6.9 Optimal reset of the forward converter transformer. As illustrated in Fig. 6.45, it is possible to tesct the transformer of the forward converter using a voltage source other than the do input $V_{y}$; several such schemes appear in the literature. By optimally choosing the value of the reset voltage $V_{r^{*}}^{*}$ the peak voltage stresses imposed on transistor $Q_{1}$ and diude $D_{2}$ can be reduced. The maximund duty cycle can also be increased, leading to a lower transformer turns ratio and lower transistor current. The resulting improvement in converter cost and efficiency can be significant when the de input voltage varies over a wide range.
(a) As a function of $V_{g}$, the transistor ducy cycle $D$, and the transformer turns ratios, what is the mithimum value of $V_{r}$ that causes the transformer magnetizing current to be reset to zero by the end of the switching period?
(b) For your choice of $V_{\mathrm{r}}$ from part (a), what is the peak voltage imposed on transistor $Q_{1}$ ?

This converter is to be used in a universal-input olf-line application, with the following specifications. The inpat voltage $V_{k}$ can wary between 127 and 380 V . The load voltage is regulated by variation of the


Fig. 6.45 Forward converter with auxiliary reset winding, Problern 6.9
duty cycle, and is equal to 12 V . The load power is 480 W .
(c) Choose the turns ratio $n_{3} / n_{1}$, such that the total active swich stress is minimized. For your choice of $n_{3} / h_{1}$, over what range will the duty cycle vary? What is the peak transistor current?
(d) Compare you design of Part (c) with the conventional scheme in which $n_{1}=u_{2}$ and $V_{r}=V_{g}$. Compare the worst-case peak transistor voltage and peak transistor current.
(e) Suggest a way to implement the voltage source $V_{r}$. Give a schematic of the power-stage components of your implementation. Use a few sentences to describe the control-circuit functions required by your implementation, if any.
6.10 Design of a multiple-output de-de fyback converter. For this problem, you may neglect all losses and transformer leakage inductances. It is desired that the three-output fyback converter shown in Fig. 6.46 operates ith the discontintous conduction mode, with a switching frequency of $f_{s}=100 \mathrm{kHz}$. The nominal operating conditions are given in the diagram, and you may that there are no variations in the input voltage or the load currents. Select $D_{3}=0.1$ (the duty cycle of subinterval 3 , in which all semiconductors are olt). The objective of this problem is to find a good steady-state design, in which the semiconductor peak blocking voluges and preak currents are reasonably low.


Fig. 6.46 Three-output flyback converter design, Problem 6.10.
(a) It is possible to find a design in which the transistor peak blocking voltage is less than $300 \mathrm{~V}_{\text {}}$ and the peak diode blocking voltages are afl less than 35 V , under sleady-state conditions. Design the converter such that this is true. Specify: (i) the transistor duty cycle $D$, (ii) the magnetizing inductance $L_{d G}$, referred to the primary, (izi) the turns ratios $n_{1} / n_{p}$ and $n_{3} / n_{p}$.
(b) For your design of part (a), determine the rms currents of the four windings. Note that they don't simply scale by the turns atios.
6.11 Spreadsheet design.
(a) Develop the analytical expressions tor the "Results" and "Worst-case stresses" of the forward converter spreadsheet design example of Table 6.2 .
(b) Enter the formulas you developed in part (a) into a computer spreadsheet, and verify that your computed values agree with those of Table 6.2.
(c) It is desired to reduce the forward converter peak tramsistor voltage to a value no greater thant 650 V. Modify the design numbers to accomplish this, and briefly discuss the effect on the other component stresses.
(d) For these specifications, what is the largest possible value of the transistor utilization of the CCM forward converter'? How should the spreadsheet design variables be chosen to attain the maximum transistor utilization?
6.12 Spreadsheet design of an isolated Cuk converter. The isolated Cuk converter of Fig. $6.40(c)$ is to be designed to meet the specifications listed in Table 6.2. The converter is to be designed such that it operates in continuous conduction mode at full load.
(a) Develop analytical expressions for the following quantities:

- The maximum and minimum duty cycles, for CCM operation
- The peak voltages and rms currents of both semiconductor devices
- The ripple magnitudes of the capacitor voltages and inductor cuirents
- The rms capacitor currents
- The transistor utilization $U$
(b) Enter the formulas you developed in part (a) into a computer spreadsheet. What are the design variables'?
(c) For the specifications listed in Table 6.2, select the design variables to attain what you believe is the best design. Compare the performance of your desigto with the flyback and forward converter designs of Table 6.2.


## Part II

## Converter Dynamics and Control

## 7

## AC Equivalent Circuit Modeling

### 7.1 INTRODUCTION

Converter systems invariably require fecdback. For example, in a typical dc-de converter application, the output voltage $v(t)$ must be kept constant, regardless of changes in the input voltage $v_{g}(t)$ or in the effective load resistance $R$. This is accomplished by building a circuit that varies the converter control input [i.e., the duly cycle $d(t)$ ] in such a way that the output voltage $v(t)$ is regulated to be equal to a desired reference value $v_{\text {ref }}$. In inverter systems, a feedback loop causes the output voltage to follow a sinusoidal reference voltage. In modern low-harmonic rectifier systems, a control system causes the converter input current to be proportional to the input voltage, such that the input port presents a resistive load to the ac source. So feedback is commonly employed.

A typical dc-dc system incorporating a buck converter and feedback loop block diagram is illustrated in Fig. 7.1. It is desied to design this feedback system in such a way that the output voltage is accurately regulated, and is insensitive to disturbances in $v_{g}(t)$ or in the load current. In addition, the feedback system should be stable, and properties such as transient overshoot, settling time, and steadystate regulation should meet specifications. The ac modeling and design of converters and their controt systems such as Fig. 7.1 is the subject of Part II of this book.

To design the system of Fig. 7.i, we need a dynamic model of the switching converter. How do variations in the power input voltage, the load current, or the duty cycle affect the output voltage? What are the small-signal transfer functions? To answer these questions, we will extend the steady-state modcls developed in Chapters 2 and 3 to inchude the dynamics introduced by the inductors and capacitors of the converter. Dynamics of converters operating in the continuous conduction mode can be modeled using techniques quite similar to those of Chapters 2 and 3 ; the resulting ac equivalent circuits bear a strong resemblance to the de cquivalent circuits derived in Chapter 3.

Modeling is the representation of physical phenomena by mathematical means. In engineering,


Fig. 7.1 A simple de-de regulator system, including a buck converter power stage and a feedback network.
it is desired to model the important dominant behavior of a system, while neglecting other insignificant phenomena. Simplified terminal equations of the component elements are used, and many aspects of the systemi response are neglected altogether, that is, they are "unmodeled." The resulting simplified model yields physical insight into the system behavior, which aids the engineer in designing the system to operate in a given specified manner. Thus, the modeling process involves use of approximations to neglect small but complicating phenomena, in an attempt to understand what is most important. Once this basic insight is gained, it may be desirable to carefully refine the model, by accounting for some of the previously ignored phenomena. It is a fact of life that real, physical systems are complex, and their detailed analysis can easily lead to an intractable and useless mathematical mess. Approximate models are an important tool for gaining understanding and physical insight.

As discussed in Chapter 2, the switching ripple is small in a well-designed converter operating in continuous conduction mode (CCM). Hence, we should ignore the switching ripple, and model only the underlying ac variations in the converter waveforms. For example, suppose that sone ac variation is introduced into the converter duty cycle $d(0)$, such that

$$
\begin{equation*}
d(t)=D+D_{r 2} \cos \omega_{m} t \tag{7.1}
\end{equation*}
$$

where $D$ and $D_{m}$ are constants, $\left|D_{m}\right|<D$, and the modulation frequency $\omega_{m}$ is mech smaller than the converter switching frequency $\omega_{s}=2 \pi f_{g}$. The resulting transistor gate drive signal is illustrated in Fig. 7.2(a). and a typical converter output voltage wavciorm $v(t)$ is illustrated in Fig. 7.2(b). The spectrum of $v(t)$ is illustrated in Fig. 7.3. This spectrum contains componeats at the switching frequency as well as its harmonics and sidebands; these components are small in magritude if the switching ripple is small. In addition, the spectrum contains a low-frequency component at the modulation firequency $\omega_{m}$. The magnitude and phase of this component depend not only on the duty cycle variation, but also on the frequency response of the converter. If we neglect the switching ripple, then this low-frequency compo-


Fig. 7.2 Ac variation of the converter signals; (a) transistor gate drive signal, in which the duty cycle varies slowly, and (b) the resulting conveter output voltage waveform. Both the actual waveform $v(t)$ (including high frequency switching ripple) and its averaged, low-frequeney component, $\langle v(t)\rangle_{r,}$, are illustrated.


Fig. 7.3 Spectrum of the ourput voltage waveform $v(t)$ of Fig. 7.2.
nent remains [also illustrated in Fig. 7.2(b)]. The objective of our ac modeling efforts is to predict this low-Irequency component.

A simple method for deriving the small-signal model of CCM converters is explained in Section 7.2. The swithing cipples in the inductor curtent and capacitor voltage waveforms are removed by averaging over one switching period. Hence, the low-frequency components of the inductor and capacitor waveforms are modeled by equations of the form

$$
\begin{align*}
& L \frac{d\left\langle i_{L}(t)\right\rangle_{T_{s}}}{d t}=\left\langle v_{L}(t)\right\rangle_{T_{s}}  \tag{7.2}\\
& C \frac{d\left\langle v_{C}(t)\right\rangle_{T_{s}}}{d t}=\left\langle i_{C}(t)\right\rangle_{T_{s}}
\end{align*}
$$

where $\langle x(t)\rangle_{T_{x}}$ denotes the average of $x(t)$ over an interval of length $T_{y}$ :

$$
\begin{equation*}
\langle x(t)\rangle_{T_{s}}=\frac{1}{T_{s}} \int_{t}^{T+T_{s}} x(\tau) d \tau \tag{7.3}
\end{equation*}
$$

So we will employ the basic approximation of removing the high-frequency switching ripple by averaging over one switching period. Yet the average value is allowed to vary from one switching period to the next, such that low-frequency variations are modeled. In effect, the "moving average" of Eq. (7.3) constitules low-pass filtering of the waveform. A few of the numerous references on averaged modeling of switching converters are listed at the end of this chapter [ $1-20$ ].

Note that the principles of inductor volt-second balance and capacitor charge balance prodici that the right-hand sides of Eqs. (7.2) are zero when the converter operates in equilibrium. Equations (7.2) describe how the inductor cunents and capacitor voltages change when nonzero average inductor voltage and capacitor current are applied over a switching period.

The averaged inductor voltage and capacitor curtents of Eq. (7.2) are, in general, nonlinear functions of the signals in the converter, and hence Eqs. (7.2) constitute a set of nonlinear differential equations. Indeed, the spectrum in Fig. 7.3 also contains harmonics of the modulation frequency $\omega_{m}$. In most converters, these harmonics become significant in magnitude as the modulation frequency $\omega_{\text {rit }}$ approaches the switching frequency $\omega_{s}$, or as the modulation amplitude $D_{m}$ approaches the quiescent duty cycle $D$. Nonlinear elements are not uncommon in efectrical engineering; indeed, all semiconductor devices exhibit nonlinear behavior. To obtain a linear model that is easier to analyze, we usually construct a small-signal model that has been linearized about a quiescent operating point, in which the harmonics of the modulation or excitation frequency are neglected. As an example, Fig. 7.4 illustrates linearization of the familiat diode $i-v$ characteristic shown in Fig. 7.4(b). Suppose that the diode current $i(t)$ has a quiescent (dc) value $l$ and a signal component $\hat{i}(t)$. As a result, the voltage $v(t)$ across the diode has a quiescent value $V$ and a signal component $\hat{v}(t)$. If the signal components are small compared to the quiescent values,

$$
\begin{equation*}
|\hat{v}| \leqslant|V|,|\hat{i}| *|L| \tag{7,4}
\end{equation*}
$$

then the relationship between $\hat{v}(t)$ and $\hat{i}(t)$ is approximately linear, $\hat{v}(t)=r_{D} \hat{i}(t)$. The conductance $1 / r_{D}$


Fig. 7.4 Small-signal equivalent circuit modeling of the diode: (a) a nonlinear diode conducting current $i$; (b) linearization of the diode characteristic around a quiescent operating point; (c) a linearized small-signal model.


Fig. 7.5 Linearization of the static controi-tooutput characteristic of the buck-boost converter about the quiescent operating point $D=0.5$.
represents the slope of the diode characteristic, evaluated at the quiescent operating point. The small-signal equivalent circuit model of Fig. 7.4 (c) deseribes the diode behavior for small variations around the quiescent operating point.

An example of a nonlinear converter characteristic is the dependence of the steady-state output voltage $V$ of the buck-boost converter on the duty cycle $D$, illustrated in Fig. 7.5. Suppose that the converter operates with some dc output voltage, say, $V=-V_{g}$, cotresponding to a quiescent duty cycle of $D=0.5$. Duty cycle variations $\hat{d}$ about this quiescent value will excite variations $\hat{v}$ in the output voltage. If the magnitude of the duly cycle variation is sufficiently small, then we can compute the resulting output voltage variations by linearizing the curve. The siope of the linearized characteristic in Fig. 7.5 is chosen to be equal to the slope of the actual nonlinear charactcristic at the quiescent operating point; this slope is the de control-to-output gain of the converter. The linearized and nonlinear characteristics are approximately equal in value provided that the duty cycle variations $\hat{d}$ are sufficientiy small.

Although it illustrates the process of small-signal linearization, the buck-boost example of Fig. 7.5 is oversimplified. The inductors and capacitors of the converter cause the gain to cxhibit a frequency response. To conectly predict the poles and zeroes of the small-signal transfer functions, we must linearize the converter averaged differential equations, Eqs. (7.2). This is done in Section 7.2. A small-signal ac equivalent circuit can then be constructed using the methods developed in Chapter 3. The resulting small-signal model of the buck-boost converter is illustrated in Fig. 7.6; this model can be solved using conventional circuit analysis techniques, to find the small-signal transfer functions, output impedance, and other frequency-dependent properties. In systems such as Fig. 7.1, the equivalent circuit model can be inserted in place of the converter. When small-signal models of the other system elements (such as the


Fig. 7.6 Small-signal ac equivalent circuit model of the buck-boost converter.
pulse-width modulator) are inserted, then a complete linearized system model is obtaimed. This model can be analyzed using standard linear techniques, such as the Laplace transform, to gain insight into the behavior and properties of the system.

Two well-known variants of the ac modeling method, state-space averaging and circuit averaging, are explancd in Sections 7.3 and 7.4. An cxtension of circuit averaging, known as averaged switch modeling, is also discussed in Section 7.4. Since the switches are the only elements that introduce switching harmonics, equivalent circuit models can be derived by averaging only the switch wavefonns. The converter models suitable for analysis or simulation are obtained simply by replacing the switches with the averaged switch model. The averaged switch modeling techaique can be extended to other modes of opetation such as the discontinuous conduction mode, as well as to curent programmed control and to resonant converters. In Section 7.5 , it is shown that the small-signal model of any de-dc pulse-width modulated CCM converter can be written in a standard form. Called the cononical model, this equivalent circuit describes the basic physical functions that any of these converters must perform. A simple model of the pulse-width modulator circuit is described in Section 7.6.

These models are useless if you don't know how to apply them. So in Chapter 8, the frequency response of converters is explored, in a design-oriented and detailed manner. Small-signal transfer functious of the basic converters are tabulated. Bode plots of converter transfer functions and impedances are derived in a simple, approximate manner, which allows insight to be gained into the origins of the frequency response of complex converter systems.

These results are used to design converter control systems in Chapter 9 and input filters in Chapter 10. The modeling techniques are extended in Chapters 11 and 12 to cover the discontimuous conduction mode and the current programmed mode.

### 7.2 THE BASIC AC MODELING APPROACH

Let us derive a small-signal ac model of the buck-boost converter of Fig. 7.7. The analysis begins as usual, by determining the voltage and current waveforms of the inductor and capacitor. When the switeh is in position I, the circuit of Fig. $7.8(a)$ is obtained. The inductor voltage and capacitor current are:

$$
\begin{align*}
& v_{L}(t)=L \frac{d(t)}{d t}=v_{L}(t)  \tag{7.5}\\
& i_{C}(t)=C \frac{d v(t)}{d t}=-\frac{v(t)}{R} \tag{7.6}
\end{align*}
$$

We now make the small-ripple approximation. But rather than replacing $v_{s}(t)$ and $v(t)$ with their do components $V_{g}$ and $V$ as in Chapter 2, we now replace them with their low-frequency averaged values $\left\langle v_{g}(t)_{T_{F}}\right.$ and $\langle v(t)\rangle_{T_{j}}^{g}$, defined by Eq. (7.3). Equations (7.5) and (7.6) then become


Fig. 7.7 Buck-boost converter example.


Fig. 7.8 Buck-boost converter circuit: (a) when the switch is in position $l$, (b) when the switch is in position 2.

$$
\begin{align*}
& v_{L}(t)=L \frac{d u(t)}{d t}=\left\langle v_{g}(t)\right\rangle_{T_{S}}  \tag{7.7}\\
& i_{C}(t)=C \frac{d v(t)}{d t}=-\lambda-\quad\langle(t)\rangle_{T_{s}} \tag{7.8}
\end{align*}
$$

Hence, during the first subinterval, the inductor curtent $i(t)$ and the capacitor voltage $v(t)$ change with the essentially constant slopes given by Eqs. (7.7) and (7.8). With the switch in position 2, the circuit of Fig. 7.8(b) is obtained. Its inductor voltage and capacitor current are:

$$
\begin{gather*}
\nu_{L}(t)=L \frac{d i(t)}{d t}=v(t)  \tag{7.9}\\
i_{C}(t)=C \frac{d v(t)}{d t}=-i(t)-\frac{v(t)}{R} \tag{7.10}
\end{gather*}
$$

Use of the small-ripple approximation, to replace $i(t)$ and $\psi(t)$ with their averaged values, yields

$$
\begin{gather*}
v_{L}(t)=L \frac{d L(t)}{d t}=\langle v(t)\rangle_{T_{s}}  \tag{7.11}\\
i_{C}(t)=C \frac{d v(t)}{d t}=-\langle i(t)\rangle_{T_{s}}-\frac{\langle v(t)\rangle_{T_{s}}}{R} \tag{7.12}
\end{gather*}
$$

During the second subinterval, the inductor current and capacitor voltage change with the essentially constant slopes given by Eqs. (7.11) and (7.12).

### 7.2.1 Averaging the Inductor Waveforms

The inductor voltage and current waveforms are sketched in Fig. 7.9. The low-frequency average of the inductor voltage is Cound by evaluation of Eq. (7.3)-the inductor voltage during the first and second subintervals, given by Eqs. (7.7) and (7.11), are averaged:

$$
\begin{equation*}
\left.\left\langle v_{L}(t)\right\rangle_{T_{s}}=\frac{1}{T_{i}} \int_{i}^{++T_{s}} v_{L}(\tau) d \tau=d(t) \psi_{s}(t)\right\rangle_{T_{s}}+d^{\prime}(t)\langle v(t)\}_{T_{s}} \tag{7.13}
\end{equation*}
$$

where $d^{\prime}(t)=1-d(d)$. The right-hand side of Eq. (7.13) contains no switching harmonics, and models
(a)


Fig. 7.9 Buck-boost converter waveforms:
(a) inductor voltage, (b) inductor curtent.
(b)

only the low-frequency components of the inductor voltage wavefonm. Insertion of this equation into Eq. (7.2) leads to

$$
\begin{equation*}
L \frac{d\langle(t)\rangle_{T_{s}}}{d t}=d(t)\left\langle v_{s}(t)\right\rangle_{\mathrm{T}_{s}}+d^{\prime}(t)\langle v(t)\rangle_{\mathrm{T}_{s}} \tag{7.14}
\end{equation*}
$$

This equation describes how the low-frequency components of the inductor curent vary with time.

### 7.2.2 Discussion of the Averaging Approximation

In steady-state, the actual inductor curent waveform $i(t)$ is periodic with period equal to the switching period $T_{s}: i\left(t+T_{s}\right)=i(t)$. During transients, there is a net change in $i(t)$ over one switching period. This net change in inductor current is correctly predicted by use of the average inductor voltage. We can show that this is true, based on the inductor equation

$$
\begin{equation*}
L \frac{d i(t)}{d t}=v_{t}(t) \tag{7.15}
\end{equation*}
$$

Divide by $L$, and integrate both sides from $t$ to $t+T_{3}$ :

$$
\begin{equation*}
\int_{t}^{t+T_{s}} d i=\frac{1}{L} \int_{t}^{t+\Gamma_{x}} v_{L}(\tau) d \tau \tag{7.16}
\end{equation*}
$$

The left-hand side of Eq. (7.16) is $i\left(t+T_{q}\right)-i(t)$, while the right-hand side can be expressed in terms of the definition of $\left\langle v_{L}(t)_{T_{y}}\right.$, Eq. (7.3), by multiplying and dividing by $T_{y}$ to obtain

$$
\begin{equation*}
i\left(t+T_{x}\right)-i(t)=\frac{1}{L} \Gamma_{s}\left\{v_{L}(t)\right\}_{T_{s}} \tag{7.17}
\end{equation*}
$$

The left-hand side of Eq. (7.17) is the net change in inductor current over one complete switching period. Equation (7.17) states that this change is cxactly equal to the switching period $T_{s}$ multiplied by the aver-
age slope $\left\langle\psi_{L}(t)\right\rangle_{T_{S}} / L$.
Equation (7.17) can be rearranged to obtain

$$
\begin{equation*}
L \frac{i\left(t+T_{s}\right)-i(t)}{T_{s}}=\left\langle v_{L}(t)\right\rangle_{r_{s}} \tag{7.18}
\end{equation*}
$$

Let us now find the derivative of $\left\langle(t h\rangle_{T_{S}}\right.$;

$$
\begin{equation*}
\frac{d(i(t)\rangle_{T_{n}}}{d i}=\frac{d}{d}\left(\frac{1}{T_{s}} \int_{r}^{\left[+T_{s}\right.} i(t) d \tau\right)=\frac{\left(i\left(t+T_{s}\right)-i(t)\right.}{T_{s}} \tag{7.19}
\end{equation*}
$$

Substitution of Eq. (7.19) into (7.18) leads to

$$
\begin{equation*}
L \frac{d\langle i(t)\rangle_{T_{s}}}{d t}=\left\langle v_{L}(t)\right\rangle_{T_{s}} \tag{7.20}
\end{equation*}
$$

which coincides with Eq. (7.2).
Let us next compute how the inductor cunent changes over one switching period in our buckboost example. The inductor curtent waveform is sketched in Fig. 7.9(b). Assume that the inductor current begins at some arbitrary value $i(0)$. During the first subinterval, the inductor current changes with the essentially constant value given by Eq. (7.7). The value at the end of the first subinterval is

$$
\begin{equation*}
\underbrace{i\left(d T_{s}\right)}=\underbrace{i(0)}+\underline{\left(d T_{s}\right)} \quad\left(\frac{\left\langle\bar{r}_{s}(t)_{T_{s}}\right.}{L}\right) \tag{7.21}
\end{equation*}
$$

$$
\text { (final value) }=(\text { (initial value })+(\text { length of interval })(\text { average slope })
$$

During the sccond subinterval, the inductor current changes with the essentially constant value given by Eq. (7.11). Hence, the value at the end of the second subinterval is

$$
\underline{i\left(T_{s}\right)}=\underline{\left(d T_{x}\right)}+\left(\underline { ( d T _ { s } ) } \quad \left(\begin{array}{l}
\left.\frac{(v(t))_{T_{x}}}{L}\right) \tag{7.22}
\end{array}\right.\right.
$$

$$
\text { ( } \text { (intal value) }=(\text { initial value })+(\text { length of interval })(\text { average slope })
$$

By substitution of Eq. (7.21) into Eq. (7.22), we can express $i(T)$ ) in terms of $i(0)$.

$$
\begin{equation*}
\{(T)=i(0)+\frac{T_{s}}{L} \underbrace{\left(d(t)\left\langle v_{s}(t)\right\rangle_{T_{s}}+d(t)\langle v(t)\rangle_{T_{s}}\right)}_{\left\langle v_{r}(t)\right\rangle_{r_{s}}} \tag{7.23}
\end{equation*}
$$

Equations (7.21) w (7.23) arc illustrated in Fig. 7.10. Equation (7.23) expresses the final value $i\left(T_{2}\right)$ directly in terms of $i(0)$, without the intermediate step of calculating $i\left(D T_{N}\right)$. This equation can be interproted in the same maner as Eqs. (7.21) and (7.22): the final value $i(T)$ is $\varepsilon q u a l$ to the initial value $i(0)$, plus the length of the interval $T_{s}$ multiplied by the average slope $\left\langle v_{L}(t)\right\rangle_{T} / L$. But note that the interval length is chosen to coincide with the switching period, such that the switching ripple is effectively

Fig. 7.10 Use of the average slope to predict how the inductor current waveform changes over one switching period. The actual waveform i(t) and its tow-frequency component $\langle i(i)\rangle_{T,}$ are illusirated.



Fig. 7.11 Buck-boost converter waveforms: (a) capacitor current, (b) capacitor voltage.
removed. Also, the use of the average slope leads to cortect prediction of the final value $i\left(T_{\mathrm{s}}\right)$. It can be easily verified that, when Eq. (7.23) is inserted into Eq. (7.19), the previous result (7.14) is obtained.

### 7.2.3 Ayeraging the Capacitor Waveforms

A similar procedure leads to the capacitor dynamic equation. The capacitor voltage and current waveforms are sketched in Fig. 7.11. The average capacitor cunent can be found by averaging Eqs. (7.8) and (7.12); the result is

$$
\begin{equation*}
\left\langle i_{c}(t)\right\rangle_{T_{s}}=d(t)\left(-\frac{\langle\mathrm{v}(t)\rangle_{r_{*}}}{R}\right)+d^{\prime}(t)\left(-\langle(t)\rangle_{\tau_{s}}-\frac{\langle v(t)\rangle_{T_{s}}}{R}\right) \tag{7.24}
\end{equation*}
$$

Upon inserting this equation into Eq. (7.2) and collecting terms, one obtains

Fig. 7.12 Buck-boost conveter waveforms: input source current $i_{\beta}(t)$.


$$
\begin{equation*}
\mathrm{C} \frac{d\langle v(t)\rangle_{T_{s}}}{d!}=-d(\theta)\left\langle(n)_{T_{s}}-\frac{\langle v(t)\rangle_{T_{s}}}{R}\right. \tag{7.25}
\end{equation*}
$$

This is the basic averaged equation which describes de and low-frequency ac variations in the capacitor voltage.

### 7.2.4 The Average Input Current

In Chapter 3, it was found to be necessary to wite an additional equation that models the de component of the converter input current. This allowed the input port of the converter to be modeled by the dc equivalent circuit. A similar procedure must be followed here, so that low-frequency variations at the converter input port are modeled by the ac equivalent circuit.

For the buck-boost converter example, the current $i_{g}(t)$ drawn by the converter from the input source is equal to the inductor current $i(t)$ during the first subinterval, and zero during the second subinterval. By neglecting the inductor current ripple and replacing $i(t)$ with its averaged value $\langle i(t)\rangle_{T_{i}}$, we can express the input current as follows:

$$
i_{s}(t)=\left\{\begin{array}{cc}
\langle i(t)\rangle_{\mathrm{T}_{s}} & \text { during subinterval } 1  \tag{7.26}\\
0 & \text { during subinterval } 2
\end{array}\right.
$$

The input curtent waveform is illustrated in Fig. 7.12. Upon averaging over one switching period, one obtains

$$
\begin{equation*}
\left\langle i_{\varepsilon}(r)\right\}_{T_{x}}=d(t)\left\langle\left( i(t)_{r_{s}}\right.\right. \tag{7.27}
\end{equation*}
$$

This is the basic averaged equation which describes de and low-frequency ac variations in the converter input cument.

### 7.2.5 Perturbation and Linearization

The buck-boosl convetter averaged equations, Eqs. (7.14), (7.25), and (7.27), are collected below:

$$
\begin{align*}
& L \frac{d(i(t)\rangle_{T_{s}}}{d i}=d(t)\left\langle v_{s}(t)\right\rangle_{T_{s}}+d^{\prime}(t)\langle v(t)\}_{T_{s}} \\
& C \frac{d \varphi(t)\rangle_{T_{s}}}{d t}=-d^{\prime}(t)\left\langle\left( t(t)_{T_{s}}-\frac{\langle v(t)\rangle_{T_{s}}}{R}\right.\right.  \tag{7.28}\\
& \left\langle(t(t)\rangle_{T_{s}}=d(t)\langle(t)\rangle_{T_{s}}\right.
\end{align*}
$$

These equations are nonlinear because they involve the multiplication of time-varying quantities. For example, the capacitor current depends on the product of the control input $d^{\prime \prime}(t)$ and the low-frequency component of the inductor current, $\langle i(t)\rangle_{s}$. Multiplication of time-varying signals generates hamonics, and ts a nonlinear process. Most of the techniques of ac circuit analysis, such as the Laplace transform and other frequency-domain methods, are not useful for nonlinear systems. So we need to linearize Eqs. (7.28) by constructing a small-signal model.

Suppose that we drive the converter at some steady-state, or quiescent, duty ratio $d(t)=D$, with quiescent inpul voltage $v_{g}(t)=V_{g}$. We know from our steady-state analysis of Chapters 2 and 3 that, after any transients have subsided, the inductor current $\langle i(t)\rangle_{T_{s}}$, the capacitor voltage $\langle v(t)\rangle_{I^{\prime}}$, and the input current $\left\langle i_{g}(t)\right\rangle_{J_{s}}$ will reach the quiescent values $I, V$, and $I_{g}$, respectively, where

$$
\begin{align*}
V & =-\frac{D}{D^{\prime}} V_{g} \\
I & =-\frac{V}{D^{\prime} R}  \tag{7.29}\\
I_{g} & =D I
\end{align*}
$$

Equations ( 7.29 ) are derived as usual via the principles of inductor volt-second and capacitor charge balance. They could also be derived from Eqs. (7.28) by noting that, in steady state, the derivatives must equal zero.

To construct a small-signal ac model at a quiescent operating point ( $I, V$ ), one assumes that the input voltage $v_{g}(t)$ and the duty cycle $d(t)$ are equal to some given quiescent values $V_{g}$ and $D_{r}$ plus some superimposed small ac variations $\hat{v}_{g}(t)$ and $\hat{d}(t)$. Hence, we have

$$
\begin{align*}
\left\langle v_{g}(t)\right\rangle_{T_{3}} & =V_{\mathrm{B}}+\hat{v}_{g}(t)  \tag{7.30}\\
d(t) & =D+\hat{d}(t)
\end{align*}
$$

In response to these inputs, and after any transients have subsided, the averaged inductor current $\langle i(t)\rangle_{T s}$, the averaged capacitor voltage $\langle v(t)\rangle_{T_{r}}$, and the averaged input current $\left\langle i_{g}(t\rangle_{T_{s}}\right.$ waveforms will be equal to the corresponding quiescent values $I_{r}, V$, and $I_{n}$, plus some superimposed small ac variations $\hat{i}(t), \hat{v}(t)$, and $i_{g}(t):$

$$
\begin{align*}
& \langle i(t)\rangle_{T_{s}}=I+\hat{i}(t) \\
& \langle v(t)\rangle_{T_{s}}=V+\hat{v}(t)  \tag{7.31}\\
& \left\langle i_{g}(t)\right\rangle_{T_{s}}=I_{g}+\hat{i}_{g}(t)
\end{align*}
$$

With the assumptions that the ac variations are small in magnitude compared to the de quiescent values, or

$$
\begin{align*}
& \left|\hat{v}_{k}(t)\right| *\left|v_{s}\right| \\
& |\hat{d}(t)| \leqslant|D| \\
& |i(t)|<|i|  \tag{7.32}\\
& |\hat{v}(t)|=|v| \\
& \left|i_{g}(\theta)\right| \leqslant\left|I_{s}\right|
\end{align*}
$$

then the nonlincar equations (7.28) can be linearized. This is done by inserting Eqs, (7.30) and (7.31) into Eq ( 7.28 ). For the inductor equation, one obtains

$$
\begin{equation*}
L \frac{d(l+\hat{t}(t))}{d t}=(D+\hat{d}(t))\left(V_{5}+\hat{V}_{g}(t)\right)+\left(D^{\prime}-\hat{d}(t)\right)(v+\hat{v}(t)] \tag{7.33}
\end{equation*}
$$

It should be noted that the complement of the dury cycle is given by

$$
\begin{equation*}
d^{\prime}(t)=[1-d(t)]=1-\{D+\hat{d}(t)]=D^{\prime}-\hat{d}(t) \tag{7.34}
\end{equation*}
$$

where $D^{\prime}=1-D$. The minus sign arises in the expression for $d^{\prime}(t)$ because a $d(t)$ variation that causes $d(t)$ to increase will cause $d^{\prime}(t)$ to decrease.

By multiplying out Eq. (7,33) and collecting terms, one obtains

The derivative of $I$ is zero, since $I$ is by defnition a dc (constant) term. For the purposes of deriving a small-signal ac model, the de terms can be considered known constant quantities. On the right-hand side of Eq. (7.35), three types of terms arise:

De term: :These terns contain de quantities only.
First-order ac terms: Eacll of these terms contains a single ac quantity, usually multiplied by a constant coeflicient such as a de term. These terms are linear functions of the ac variations.
Second-order ac terms: These terms contain the products of ac quantities. Hence they are nonlinear, because they involve the mulliplication of time-varying signals.
It is desired to neglect the nonlinear ac terms. Provided that the small-signal assumption, Eq. (7.32), is satisfied, then each of the second-order nonininear terms is much smaller in magnitude that one or more of the linear first-order ac terms. For exampie, the second-order ac term $\hat{d}(t) \hat{e}_{g}(t)$ is much smaller in magnitude than the first-order ac term $D \hat{0}(t)$ whenever $|\hat{d}(t)| * D$. So we can neglect the second-order terms. Also, by definition [or by use of Eq. (7.29)], the de terms on the right-hand side of the equation are equal to the de terms on the left-hand side, or zero.

We are left with the first-order ac terms on both sides of the equation. Hence,

$$
\begin{equation*}
L \frac{d \hat{l}(t)}{d t}=D \hat{r}_{g}(t)+D^{\prime} \hat{v}(\hat{t})+\left(V_{s}-V\right) \hat{d}(t) \tag{7.36}
\end{equation*}
$$

This is the desired resuit: the small-signal linearized equation that describes variations in the inductor current.

The capacitor equation can be linearized in a similar manner. Insertion of Eqs. (7.30) and (7.31) into the capacitor equation of Eq. (7.28) yields

$$
\begin{equation*}
C \frac{d(V+\hat{V}(r)\}}{d t}=-(D-\hat{d}(t))(I+\hat{i}(t)\}-\frac{(V+\hat{p}(t))}{R} \tag{7,37}
\end{equation*}
$$

Upon multiplying out Eq. (7.37) aud collecting terms, one obtains

$$
C\left(\frac{d V}{d t}+\frac{d \hat{d}(r)}{d t}\right)=\underbrace{\left(-D^{\prime} t-\frac{V}{R}\right)}_{\text {De terms }}+\underbrace{\left(-D^{\prime} l(t)-\frac{\hat{p}(t)}{R}+I \hat{d}(t)\right)}_{\begin{array}{c}
1^{s t} \text { order ac terms }  \tag{7.38}\\
\text { (linear) }
\end{array}}+\underbrace{(\hat{d}(t) i(t)}_{\substack{\text { ndi order ac term } \\
\text { (noulinear) }}}
$$

By neglecting the second-order terms, and noting that the de terms on both sides of the equation are equal, we again obtain a linearized first-order equation, containing only the first-order ac terms of Eq. (7.38):

$$
\begin{equation*}
C \frac{d \hat{v}(t)}{d t}=-D^{\prime}(t)-\frac{\hat{p}(t)}{R}+I d(t) \tag{7.39}
\end{equation*}
$$

This is the desired small-signal linearized equation that describes variations in the capacitor voltage.
Finally, the equation of the average input cuntent is also lincarized. Insertion of Eqs. (7.30) and (7.31) into the input current equation of Eq. (7.28) yields

$$
\begin{equation*}
I_{k}+\hat{i}_{R}(t)=\{D+\hat{d}(r))\left\{_{Y} I+\hat{i}(t)\right\} \tag{7.40}
\end{equation*}
$$

By collecting terms, we obtain

$$
\begin{align*}
& \text { De term } \quad 1^{s i} \text { order ac term } \quad \text { De term } \quad \begin{array}{l}
\text { "t order ac terms } \\
\text { (tinear) }
\end{array} \quad \begin{array}{c}
2^{n d} \text { order ac term } \\
\text { (nonlinear) }
\end{array} \tag{7.41}
\end{align*}
$$

We again neglect the second-order nonlinear terms. The de terms on both sides of the equation are equal. The remaining first-order linear ac terms are

$$
\begin{equation*}
i_{g}(t)=D_{n}^{n}(t)+I \hat{d}(t) \tag{7.42}
\end{equation*}
$$

This is the linearized small-signal equation that describes the low-frequency ac components of the converter input current.

In summary, the nonlinear averaged equations of a switching converter can be linearized about a quiescent operating point. The converter independent inputs are expressed as constant (dc) values, plus small ac variations. In response, the converter averaged waveforms assume similar forms. Insertion of Eqs. ( 7.30 ) and ( 7.31 ) into the converter averaged noninear equations yields de terms, linear ac terms, and nonlinear terms. If the ac variations are sufficiently small in magnitude, then the nonlinear terms are
much smaller than the linear ac terms, and so can be neglected. The remaining linear ac terms comprise the small-signal ac model of the converter.

### 7.2.6 Construction of the Small-Signal Equivalent Circuit Model

Equations (7.36), (7.39), and (7.42) are the small-signal ac description of the ideal buck-boost converter, and are collected below:

$$
\begin{align*}
L \frac{d \hat{t}(t)}{d t} & =D \hat{e}_{s}(t)+D^{\prime} \hat{v}(t)+\left(V_{s}-V\right) d(t) \\
C \cdot \frac{d \hat{\mathrm{t}}(t)}{d t} & =-D^{\hat{\prime}}(t)-\frac{\hat{v}(t)}{R}+I \hat{d}(t)  \tag{7.43}\\
\hat{i}_{s}(t) & =D \hat{i}(t)+I \hat{d}(t)
\end{align*}
$$

In Chapter 3, we collected the averaged de equations of a converter, and reconstructed an equivalent circuit that modeled the de properties of the converter. We can use the same procedure here, to construct averaged small-signal ac models of converters.

The inductor equation of (7.43), or Eq. (7.36), describes the voltages around a loop containing the inductor. Indeed, this equation was derived by finding the inductor voltage via loop analysis, then averaging, perturbing, and linearizing. So the equation represents the voltages around a loop of the small-signal model, which contains the inductor. The loop current is the small-signal ac inductor current $\hat{i}(t)$. As illustrated in Fig. 7.13, the term $L d i(t) / d t$ represents the voltage across the inductor $L$ in the small-signal model. This voltage is equal to three other voltage terms. $D \hat{v}_{g}(t)$ and $D^{\prime} \hat{v}(t)$ represent dependent sources as shown. These terms will be combined into ideal transformers. The term $\left(V_{g}-V\right) \hat{d}(t)$ is driven by the control input $\hat{d}(t)$, and is represented by an independent source as shown.

The capacitor equation of (7.43), or Eq. (7.39), describes the currents flowing into a node attached to the capacitor. This equation was derived by finding the capacitor current via node analysis, then averaging, perturbing, and linearizing. Hence, this equation describes the currents flowing into a node of the small-signal model, attached to the capacitor. As illustrated in Fig. 7.14 , the term Cdi( ()$/ \mathrm{dat}$ represents the current flowing through capacitor $C$ in the small-signal model. The capacitor voltage is $\hat{v}(t)$. According to the equation, this current is equal to three other terms. The term - $D^{\prime} \hat{i}(t)$ represents a dependent source, which will eventuatly be combined into an ideal transformer. The term - $\hat{R}(t) / R$ is rec-


Fig. 7.13 Greuit equivalent to the small-signal ac inductor loop equation of Eq. (7.43) or (7.36).


Fig. 7.14 Citcuit cquivalent to the small-signal ac capacitor node equation of Eq. (7.43) or (7.39).


Fig. 7.15 Circuit equivalent to the small-signal at input source cunent equation of Eq. (7.43) or (7.42).
ognized as the current flowing through the load resistor in the small-signal model. The resistor is connected in parallel with the capacitor, such that the ac voltage across the resistor $R$ is $\theta(b)$ as expected. The term $I \hat{d}(t)$ is driven by the control input $\hat{d}(t)$, and is represented by an independent source as shown.

Finally, the input current equation of $(7.43)$, or Eq. (7.42), describes the small-signal ac current $\hat{i}_{i j}(t)$ drawn by the converter out of the input voltage source $\hat{v}_{g}(t)$. This is a node equation which states that $f_{g}(t)$ is equal to the currents in two branches, as illustrated in Fig. 7.15. The first branch, corresponding to the $D i(t)$ term, is dependent on the ac inductor current $\hat{i}(t)$. Hence, we represent this term using a dependent current source; this source will eventually be incoporated into an ideal transformer. The second branch, correspending to the $I \hat{d}(t)$ term, is driven by the control input $\hat{d}(t)$, and is represented by an independent source as shown.

The circuits of Figs. 7.13, 7.14, and 7.15 are collected in Fig. 7.16(a). As discussed in Chapter 3. the dependent sources can be combined into effective ideal transformers, as illustrated in Fig. 7.16(b), The sinusoid superimposed on the transformer symbol indicates that the transformer is ideal, and is part of the averaged small-signal ac model. So the effective de transformer property of CCM de-de converters also influences small-signal ac variations in the converter signals.

The equivalent circuit of Fig. 7.16(b) can now be solved using techniques of conventional linear circuit analysis, to find the converter transfer functions, input and outpot impedances, etc. This is done in detail in the next chapter. Also, the model can be refined by inclusion of losses and other nonidealitiesan example is given in Section 7.2.9.

### 7.2.7 Discussion of the Perturbation and Linearization Step

In the perturbation and linearization step, it is assumed that an averaged voltage or current consists of a constant (dc) component and a small-signal ac vatiation around the de component. In Section 7.2 .5 , the
(a)

(b)


Fig. 7.16 Buck-boost converter small-signal ac equivalent circuit: (a) the circuits of Figs. 7.13 to 7.15 , collected together; (b) combination of dependent sources into effective ideal transformer, leading to the final model.
lincarization step was completed by neglecting nonlinear terms that correspond to products of the smallsignal ac variations. In general, the linearization step amounts to taking the Tayior expansion of a nonlinear relation and retaining only the constant and linear terms. For example, the large-signal averaged equation for the inductor current in Eq. (7.28) can be written as:

$$
\begin{equation*}
L \frac{d\langle\mathrm{i}(t)\rangle_{T_{s}}}{d t}=d(r)\left\langle v_{s}(t)\right\rangle_{T_{s}}+d^{\prime}(t)\langle v(t)\rangle_{r_{s}}=f_{1}\left(\left\langle v_{s}(t)\right\rangle_{T_{s}},\langle v(t)\rangle_{T_{s}} d(t)\right\} \tag{7.44}
\end{equation*}
$$

Let us expand this expression in a three-dimensional Taylor sertes, about the quiescent operating point $\left(V_{g}, V, D\right)$ :

$$
\begin{align*}
& L .\left(\frac{d I}{d t}+\frac{d \hat{i}(t)}{d t}\right)=f_{t}\left(V_{s^{\prime}}, V, D\right)+\left.\hat{v}_{s}(t) \frac{\partial f_{1}\left(v_{s^{\prime}}, V, D\right)}{\partial v_{\pi}}\right|_{v_{g}=V_{g}} \\
& +\left.\hat{p}(v) \frac{\partial f_{1}\left(V_{g}, v, D\right)}{\partial v}\right|_{\nu=V}+\left.\hat{d}(t) \frac{\partial f_{1}\left(V_{3}, v, d\right)}{\partial d}\right|_{d=D} \tag{7.45}
\end{align*}
$$

+ higher-order noulinear terms

For simpliciry of notation, the angle brackets denoling average values are dropped in the abowe equation. The derivative of $I$ is zero, since $I$ is by delinition a de (constant) term. Equating the de terms on both sides of Eq. (7.45) gives:

$$
\begin{equation*}
0=f_{1}\left(V_{z}, V, D\right) \tag{7.46}
\end{equation*}
$$

which is the volt-second balance relationship for the inductor. The coetficients with the linear terms on the right-hand side of $\mathrm{Eq} .(7,45)$ are found as follows:

$$
\begin{align*}
& \left.\frac{\partial f_{1}\left(v_{k}, V, D\right)}{\partial v_{g}}\right|_{v_{g}=V_{g}}=D  \tag{7.47}\\
& \left.\frac{\partial f_{1}\left(V_{g}, v, D\right)}{\partial v}\right|_{v=V}=D^{\prime}  \tag{7.48}\\
& \left.\frac{\partial f_{1}\left(V_{g^{\prime}}, v, d\right)}{\partial d}\right|_{d=D}=V_{s}-V \tag{7.49}
\end{align*}
$$

Using (7.47), (7.48) and (7.49), neglecting higher-order nonlinear terms, and equating the linear ac terms on both sides of Eq. (7.45) gives:

$$
\begin{equation*}
L \frac{d \hat{i}(t)}{d t}=D \hat{v}_{\mathrm{g}}(t)+D^{\prime} \hat{\mathrm{t}}(t)+\left(V_{\mathrm{y}}-V\right) \hat{d}(t) \tag{7.50}
\end{equation*}
$$

which is identical to Eq. (7.36) derived in Section 7.2.5. In conclusion, the linearization step can always be accomplished using the Taylor expansion.

## 7,2.8 Results for Several Basic Converters

The equivalent circuit models for the buck, boost, and buck-boost converters operating in the continuous conduction mode are summarized in Fig. 7.17. The buck and boost converter models contain ideal transformers having turns ratios equal to the converler conversion ratio. The buck-boost converter contains ideal transformers having buck and boost conversion ratios; this is consistent with the derivation of Section 6.1 .2 of the buck-boost converter as a cascade connecrion of buck and boost converters. These models can be solved to find the converter transfer functions, input and output impedances, inductor current variations, etc. By insertion of appropriate turns ratios, the equivalent circuits of Fig. 7.17 can be adapted to model the transformer-isolated versions of the buck, boost, and buck-boost converters, including the forward, flyback, and other converters.

### 7.2.9 Example: A Nonideal Flyback Converter

To illustrate that the techniques of the previous section are useful for modeling a variety of converter phenomena, let us next derive a sinall-signal ac equivalent circuit of a converter concaining cransformer isolation and resistive losses. An isolated flyback converter is illustrated in Fig. 7.18. The flyback transformer has magnetizing inductance $L$, referred to the primary winding, and tarns ratio $\ln$. MOSFET $Q_{1}$ has on-resistance $R_{\text {orr }}$. Other loss elements, as well as the transformer leakage inductances and the switching losses, are negligible. The ac modeling of this converter begins in a manner similar to the do converter analysis of Section 6.3.4. The flyback transformer is replaced by an equivalent circuit consisting of the magnetizing inductance $L$ in parallel with an ideal transformer, as illustrated in Fig. 7.19(a).

During the first subinterval, when MOSFET $Q_{1}$ conducts, diode $D_{1}$ is off. The circuit then


Fig. 7.17 Averaged stnall-signal ac models for several basic converters operating in continuous conduction mode: (a) buck, (b) boost, (c) buck-boost.


Fig. 7.18 Flyback converter example.


Fig. 7.19 Flyback converter example; (a) incorporation of transformer equivalent circuit. (b) circuit during subinterval 1 , (c) circuit during subinterval 2 .
reduces to Fig. $7.19(\mathrm{~b})$. The inductor voltage $v_{L}(t)$, capacitor current $i_{C}(t)$, and converler input current $i_{g}(t)$ are:

$$
\begin{align*}
& v_{L}(f)=v_{g}(t)-i(t) R_{m n} \\
& i_{c}(t)=-\frac{v(t)}{R}  \tag{7.51}\\
& i_{g}(t)=i(f)
\end{align*}
$$

We next make the small ripple approximation, replacing the yoltages and curtents with their average val-
ues as defined by Eq. (7.3), to obtain

$$
\begin{align*}
& v_{L}(t)=\left\langle v_{s}(t)\right\rangle_{T_{s}}-\langle(t)\rangle_{T_{s}} R_{m} \\
& i_{C}(t)=-\frac{\langle(t)\rangle_{T_{s}}}{R}  \tag{7.52}\\
& \left.i_{s}(t)=\langle u t)\right\rangle_{T_{s}}
\end{align*}
$$

During the second subinterval, MOSFET $Q_{1}$ is off, diode $D_{1}$ conducts, and the circuit of Fig. 7.19 (c) is obtained. Analysis of this circuit shows that the inductor voltage, capacitor current, and input current are given by

$$
\begin{align*}
& v_{L}(t)=-\frac{v(t)}{n} \\
& i_{C}(t)=\frac{i(t)}{n}-\frac{v(t)}{R}  \tag{7.53}\\
& i_{s}(t)=0
\end{align*}
$$

The small-ripple approximation leads to

$$
\begin{align*}
& v_{L}(t)=-\frac{\langle v(t)\rangle_{T_{s}}}{n} \\
& i_{C}(t)=\frac{\langle(t)\rangle_{T_{s}}}{n}-\frac{\langle v(t)\rangle_{T_{x}}}{R}  \tag{7.54}\\
& i_{s}(t)=0
\end{align*}
$$

The inductor voltage and current waveforms are sketched in Fig. 7.20. The average inductor voltage can now be found by averaging the waveform of Fig. 7.20 (a) over one switching period. The result is
(a)


Fig. 7.20 Inductor waveforms for the flyback example: (a) inductor voltage, (b) inductor current.
(a)

(b) $\quad v(t)_{4} \quad \frac{\left\langle i(t)_{T_{s}}\right.}{n C}-\frac{\langle v(t)\rangle_{T_{s}}}{R C}$


Fig. 7.21 Capacitor waveforms for the flyback example: (a) capacitor current, (b) capacitor voltage.

$$
\begin{equation*}
\left\langle v_{L}(t)\right\rangle_{T_{s}}=d(t)\left(\left\langle v_{g}(t)\right\rangle_{T_{s}}-\langle(t)\rangle_{T_{s}} R_{o n}\right)+d^{\prime}(t)\left(\frac{-\langle v(t)\rangle_{T_{s}}}{n}\right) \tag{7.55}
\end{equation*}
$$

By inserting this result into Eq. (7.20), we obtain the averaged inductor equation,

$$
\begin{equation*}
L \frac{d(i(t)\rangle_{T_{s}}}{d t}=d(t)\left\langle v_{s}(t)\right\rangle_{r_{s}}-d(t)\langle i(t)\rangle_{T_{s}} R_{w n}-d^{\prime}(r) \frac{\langle v(t)\rangle_{T_{s}}}{n} \tag{7.56}
\end{equation*}
$$

The capacitor waveforms are constructed in Fig. 7.21. The average capacitor current is

$$
\begin{equation*}
\left\langle i_{c}(t)\right\rangle_{T_{s}}=d(t)\left(\frac{-\langle v(t)\rangle_{T_{s}}}{R}\right)+d^{\prime}(t)\left(\frac{\langle i(t)\rangle_{T_{t}}}{n}-\frac{\langle v(t)\rangle_{T_{s}}}{R}\right) \tag{7.57}
\end{equation*}
$$

This leads to the averaged capacitor equation

$$
\begin{equation*}
C \frac{d(v(t)\}_{T_{s}}}{d t}=d^{\prime}(t) \frac{\left\langle(t(t)\}_{T_{s}}\right.}{n}-\frac{\langle v(t)\rangle_{T_{s}}}{R} \tag{7.58}
\end{equation*}
$$

The conventer input current $i_{g}(t)$ is sketched in Fig. 7.22. Its average is

$$
\begin{equation*}
\left\langle i_{s}(t)\right)_{T_{s}}=d(t)\langle(t)\rangle_{T_{s}} \tag{7.59}
\end{equation*}
$$

The averaged converter equations (7.56), (7.58) and (7.59) are collected below:


Fig. 7.22 Input source current wavelorm, flyback example.

$$
\begin{align*}
& L \frac{d(i(t)\rangle_{T_{s}}}{d t}=d(t)\left\langle v_{s}(t)\right\rangle_{T_{s}}-d(t)\langle(t)\rangle_{T_{s}} R_{\omega}-d^{\prime}(t) \frac{\langle v(t)\rangle_{T_{s}}}{n} \\
& C \frac{d(p(t)\rangle_{T_{s}}}{d t}=d^{\prime}(t) \frac{\langle(t)\rangle_{r_{s}}}{n}-\frac{\langle v(t)\rangle_{T_{s}}}{R}  \tag{7.60}\\
& \left\langle i_{s}(t)\right\rangle_{T_{s}}=d(t)\langle(t)\rangle_{T_{s}}
\end{align*}
$$

This is a nonlinear set of differential equations, and hence the next step is to perturb and linearize, to construct the converter small-signal ac equations. We assume that the converter input voltage $v_{k}(t)$ and duty cycle $d(t)$ can be expressed as quiescent values plus small ac variations, as follows:

$$
\begin{align*}
\left\langle V_{s}(t)\right\rangle_{T_{s}} & =V_{g}+\hat{V}_{g}(t)  \tag{7.61}\\
d(t) & =D+\hat{d}(t)
\end{align*}
$$

In response to these inputs, and after all transients have decayed, the average converter waveforms can also be expressed as quiescent values plus small ac variations:

$$
\begin{align*}
& \langle i(t)\rangle_{T_{5}}=J+\hat{i}(t) \\
& \langle v(t)\rangle_{T_{s}}=V+\hat{b}(t)  \tag{7.62}\\
& \left\langle i_{s}(t)\right\rangle_{T_{s}}=I_{3}+\hat{i}_{3}(t)
\end{align*}
$$

With these substitutions, the large-signal averaged inductor equation becomes

$$
\begin{equation*}
L \frac{d(I+\hat{i}(t))}{d t}=(D+\hat{d}(l))\left(V_{g}+\hat{v}_{s}(t)\right)-(D-\hat{d}(t)) \frac{(V+\hat{v}(t)\}}{n}=(D+\hat{d}(t))(I+\hat{f}(t)) R_{\mathrm{con}} \tag{7.63}
\end{equation*}
$$

Upon multiplying this expression out and collecting terms, we obtain

$$
\begin{align*}
& L\left(\frac{d I}{d t}+\frac{d \hat{t}(t)}{d t}\right)=\underbrace{\left(D V_{s}-D \frac{V}{n}-D R_{o r} l\right)}_{\text {De terms }}+\underbrace{\left(D \hat{N}_{g}(t)-D \frac{\tilde{v}(t)}{n}+\left(V_{g}+\frac{V}{n}-I R_{o t}\right) \hat{d}(t)-D R_{o n} \hat{i}(v)\right.}_{1 \text { order ac terms (linear) }})  \tag{7.64}\\
& +\underbrace{\left(\hat{d}(t) \hat{v}_{\underline{g}}(t)+\hat{d}(t) \frac{\hat{v}(t)}{n}-\hat{d(t) \hat{t}(t) R_{0 n}}\right)}_{2^{\text {nu }} \text { order ac terms (noulincar) }}
\end{align*}
$$

As usual, this equation contains three types of terms. The de terms contain no time-varying quantities. The first-order ac terms are linear functions of the ac variations in the circuit, while the second-order ac terms are functions of the products of the ac variations. If the small-signal assumptions of Eq. (7.32) are satisfied, then the second-order terms are much smaller in magnitude that the first-order terms, and hence can be neglected. The de terms must satisfy

$$
\begin{equation*}
0=D V_{s}-D \frac{V}{n}-D R_{00 n} I \tag{7.65}
\end{equation*}
$$

This result could also be derived by applying the principle of inductor volt-second balance to the steadystate inductor woltage wavefonm. The first-order ac terms must satisfy

$$
\begin{equation*}
L \frac{d \dot{i}(t)}{d t}=D \hat{v_{s}}(t)-D \frac{\hat{v}(t)}{n}+\left(V_{\mathrm{r}}+\frac{v}{n}-I R_{w r}\right) / d(t)-D R_{o s i} \hat{i}(t) \tag{7.66}
\end{equation*}
$$

This is the linearized equation that describes ac variations in the inductor current.
Upon substitution of Eqs. (7.61) and (7.62) into the averaged capacitor equation (7.60), one obtains

$$
\begin{equation*}
C \frac{d(V+\hat{t}(t))}{d t}=\left\{D^{\prime}-\hat{d}(t) \frac{(t+\hat{t}(t))}{n}-\frac{(V+\hat{v}(t)\}}{R}\right. \tag{7.67}
\end{equation*}
$$

By collecting terms, we obtain

$$
C\left(\frac{d V}{d t}+\frac{d \hat{d}(t)}{d t}\right)=\underbrace{\left(\frac{D^{\prime} i}{n}-\frac{V}{R}\right)}_{\text {De terms }}+\underbrace{\left(\frac{D^{\prime}(t)}{n}-\frac{\hat{D}(t)}{R}-\frac{I \hat{d}(t)}{n}\right)}_{\begin{array}{c}
\text { warder ac terms }  \tag{7.68}\\
(\text { Iinear }
\end{array}}-\underbrace{\frac{\hat{d(t) t(t)}}{n}}_{\begin{array}{c}
\text { wht order ac term } \\
\text { (nonlinear) }
\end{array}}
$$

We neglect the second-order terms. The de terms of Eq. (7.68) must satisfy

$$
\begin{equation*}
0=\left(\frac{D^{\prime} I}{n}-\frac{V}{R}\right) \tag{7.69}
\end{equation*}
$$

This result could also be obtained by use of the principle of capacitor charge balance on the sleady-state capacitor current waveform. The first-order ac terms of Eq. (7.68) lead to the small-signal ac capacitor equation

$$
\begin{equation*}
C \frac{d \hat{v}(t)}{d t}=\frac{D^{\prime} t(t)}{n}-\frac{\hat{\theta}(t)}{R}-\frac{I \hat{d}(t)}{n} \tag{7.70}
\end{equation*}
$$

Substitution of Eqs. (7.61) and (7.62) into the averaged input current equation (7.60) leads to

$$
\begin{equation*}
A_{\mathrm{B}}+\hat{i}_{g}(f)=\{D+\hat{d}(t)\} ;\{I+\hat{i}(t)\} \tag{7.71}
\end{equation*}
$$

Upon collecting terms, we obtain

$$
\begin{align*}
& \underbrace{I_{x}}+\underbrace{i_{g}(t)}=\underline{(D I)}+\underbrace{(D \hat{i}(t)+I \hat{d}(t)\}}+\underbrace{\hat{d}(t) \hat{i}(t)}  \tag{7.72}\\
& \text { De term } \quad 1^{3 t} \text { order ac term De term } \quad 1^{3 t} \text { order ac terms } \quad 2^{\text {nef }} \text { order ac term } \\
& \text { (linear) (monlinear) }
\end{align*}
$$

The de terms must satisfy

Fig. 7.23 Circuit equivalett to the small-signal ac inductor loop equation, Eq. (7.76) or (7.66).


$$
\begin{equation*}
I_{g}=D I \tag{7.73}
\end{equation*}
$$

We neglect the second-order nonlinear terms of Eq. (7.72), leaving the following linearized ac equation:

$$
\begin{equation*}
\hat{i}_{n}(t)=D \hat{i}(t)+I \hat{d}(t) \tag{7.74}
\end{equation*}
$$

This result models the low-frequency ac variations in the converter input current.
The equations of the quicscent values, Eqs. (7.65), (7.69), and (7.73) are collected below:

$$
\begin{align*}
0 & =D V_{s}-D^{\prime} \frac{V}{n}-D R_{a n} I \\
0 & =\left(\frac{D I}{n}-\frac{V}{R}\right)  \tag{7.75}\\
I_{g} & =D I
\end{align*}
$$

For given quiescent values of the inpul voltage $V_{g}$ and duty cycle $D$, this system of equations can be evaluated to find the quiescent output voltage $V$, inductor current $/$, and input current de component $I_{g}$. The results are then inserted into the small-signal ac equations.

The small-signal ac equations, Eqs. (7.66), (7.70), and (7.74), are summarized below:

$$
\begin{align*}
& L \frac{d \hat{i}(t)}{d t}=D \hat{v}_{g}(t)-D \frac{\hat{v}(t)}{n}+\left(V_{y}+\frac{V}{n}-I R_{w n}\right) d(t)-D R_{w n} \hat{i}(t) \\
& C \frac{d \hat{\nu}(t)}{d t}=\frac{D^{\prime}(t)}{n}-\frac{\hat{v}(t)}{R}-\frac{i \hat{d}(t)}{n}  \tag{7.76}\\
& \hat{i}_{g}(t)=D \hat{t}(t)+I \hat{d}(t)
\end{align*}
$$

The final step is to construct an equivalent circuit that comesponds to these equations.
The inductor equation was derived by first writing loop equations, to find the applied inductor voltage during each subinterval. These equations were then averaged, perturbed, and linearized, to obtain Eq. (7.66). So this equation describes the small-signal ac voltages around a loop containing the inductor. The loop current is the ac inductor cument $\hat{i}(t)$. The quantity $L d(t) / d t$ is the low-frequency ac voltage across the inductor. The four terms on the right-hand side of the equation are the voltages across the four other elements in the loop. The terms $D \hat{p}_{b}(t)$ and $-D^{\prime} \hat{v}(t) / n$ are dependent on voltages elsewhere in the converter, and hence are represented as dependent sources in Fig. 7.23. The third term is driven by the duty cycle variations $\hat{d}(t)$ and hence is represented as an independent source. The fourth term, $-D R_{o f} \hat{l}(t)$, is a voltage that is proportional to the loop current $\hat{t}(t)$. Hence this term obeys Ohm's law, with effective resistance $D R_{m}$ as shown in the figure. So the influence of the MOSFET on-resistance on the converter

Fig. 7.24 Circuit equivalent to the small-signal ac capacitor node equation, Eq. (7.76) or (7.70).


Fig. 7.25 Circuil equivalent to the small-signal ac input source curtent equation, Eq. (7.76) or (7.74).

small-signal transfer functions is modeled by an effective resistance of value $D R_{o r}$.
Small-signal capacitor equation (7.70) leads to the equivalent circuit of Fig. 7.24. The equation constitutes a node equation of the equivalent circuit model. It states that the capacitor current $C d \hat{v}(t) / d t$ is equal to three other currents. The current $D^{\prime}(t) / n$ depends on a current elsewhere in the model, and hence is represented by a dependent current source. The term - $\hat{v}(t) / R$ is the ac component of the load current, which we model with a load resistance $R$ connected in parallel with the capacitor. The last term is driven by the duty cycle variations $\hat{d}(t)$, and is modeled by an independent source.

The input port equation, Eq. (7.74), also constitutes a node equation. It describes the small-signal ac corrent $\hat{i}(t)$, drawn by the converter out of the input voltage source $\hat{v}_{g}(t)$. There are two other terms in the equation. The tern $D \hat{i}(t)$ is dependent on the inductor current ac variation $\hat{i}(t)$, and is represented with a dependent source. The term $/ \vec{d}(t)$ is driven by the control variations, and is modeled by an independent source. The equivalent circuit for the input port is illustrated in Fig. 7.25.

The circuits of Figs. $7.23,7.24$, and 7.25 are combined in Fig. 7.26. The dependent sources can be replaced by ideal transtormers, leading to the equivalent circuit of Fig. 7.27. This is the desired result: an equivalent circuit that models the low-frequency small-signal variations in the converter waveforms. It can now be solved, using conventional linear circuit analysis techniques, to find the converter transfer functions, output impedance, and other ac quantities of interest.


Fig. 7.26 The equivalent circuits of Figs. 7.23 to 7.25 , collected together.


Fig. 7.27 Small-signal ac equivalent circuit model of the flyback converter.

### 7.3 STATE-SPACE AVERAGING

A number of ac converter modeling techniques have appeared in the literature, including the currentinjected approach, circuit averaging, and the state-space averagiug method. Although the proponents of a given method may prefer to express the end result in a specilic form, the end results of nearly all methods are equivalent. And everybody will agree that averaging and small-signal linearization are the key steps in modeling PWM converters.

The state-space averaging approach [1,2] is described in this section. The state-space description of dynamical systems is a mainstay of modem control theory; the state-space averaging method makes use of this description to derive the small-signal averaged equations of PWM switching converters. The state-space averaging method is otherwise identical to the procedure derived in Section 7.2 . Indeed, the procedure of Section 7.2 amounts to state-space averaging, but without the formality of writing the equations in matrix form. A bencfit of the state-space averaging procedure is the generality of its result: a small-signal averaged model can always be obtaited, provided that the state equations of the original convetter can be written.

Section 7.3 .1 summarizes how to write the state equations of a network. The basic results of state-space averaging are described in Section 7.3.2, and a short derivation is given in Section 7.3.3. Section 7.3 .4 contains an example, in which the state-space averaging method is used to derive the quiescont dc and small-signal ac equations of a buck-boost converter.

### 7.3.1 The State Equations of a Network

The state-space description is a canonical form for writing the differential equations that describe a system. For a linear network, the derivalives of the state variables are expressed as linear combinations of the system independent inputs and the state variables themselves. The physical state variables of a system are usually associated with the storage of energy, and for a lypical converter circuit, the physical state variables are the independent inductor currents and capacitor voltages. Other typical state variables include the position and velocity of a motor shaft. At a given point in time, the values of the state variables depend on the previous history of the system, rather than on the present values of the system inputs. To solve the differential cquations of the system, the initial values of the state variables must be specifed. So if we know the state of a system, that is, the values of all of the state variables, at a given time $t_{0}$, and if we additionally know the system inputs, then we can in principle solve the system state equations to find the system waveforms at any future time.

The state equations of a system can be written in the compact matrix form of Eq. (7.77):

$$
\begin{align*}
& \mathbf{K} \frac{d \mathbf{x}(t)}{d t}=\mathbf{A x}(t)+\mathbf{B u}(t)  \tag{7.77}\\
& \mathbf{y}(t)=\mathbf{C x}(t)+\mathbf{E u}(t)
\end{align*}
$$

Here, the state vector $\mathbf{x}(t)$ is a vector containing all of the state variables, that is, the inductor currents, capacitor voltages, etc. The input vector $\mathbf{u}(t)$ contains the independent inputs to the system, such as the input volage source $v_{g}(t)$. The derivative of the state vector is a vector whose elements are equal to the derivatives of the corresponding elements of the state vector:

$$
\mathbf{x}(t)=\left[\begin{array}{c}
x_{1}(t)  \tag{7.78}\\
x_{2}(t) \\
\vdots
\end{array}\right], \quad \frac{d \mathbf{x}(t)}{d t}=\left[\begin{array}{c}
\frac{d x_{1}(t)}{d t} \\
\frac{d x_{2}(t)}{d t} \\
\vdots
\end{array}\right]
$$

In the standard form of Eq. (7.77), K is a matrix containing the values of capacitance, inductance, and mulual inductance (if any), such that $\mathbf{K} d \mathbf{x}(0) d t$ is a vector containing the inductor winding voltages and capacitor currents. In oher physical systems, $\mathbf{K}$ may contain other quantities such as moment of inertia or mass. Equation (7.77) states that the inductor voltages and capacitor currents of the system can be expressed as linear combinations of the state variables and the independent inputs. The matrices $\mathbf{A}$ and $\mathbf{B}$ contain constants of propontionality.

It may also be desired to compute other circuit waveforms that do not coincide with the elements of the state vector $\mathbf{x}(t)$ or the input vector $\mathbf{u}(f)$. These other signals are, in general, dependent waveforms that can be expressed as linear combinations of the elements of the state vector and inpul vector. The vector $\mathrm{y}(t)$ is usually called the output vector. We are free to place any dependent signal in this vector, regardless of whether the signal is actually a physical output. The converter input current $i_{s}(t)$ is often chosen to be an element of $y(t)$. In the state equations (7.77), the elements of $y(t)$ are expressed as a linear combination of the elements of the $\mathbf{x}(t)$ and $\mathbf{u}(t)$ vectors. The matrices $\mathbf{C}$ and E contain constants of proportionality.

As an example, let us write the state equations of the circuit of Fig. 7.28. This circuit contains two capacitors and an inductor, and hence the physical state variables are the independent capacitor voltages $v_{1}(t)$ and $v_{2}(t)$, as well as the inductor current $i(t)$. So we can define the state vector as

$$
\mathbf{x}(t)=\left[\begin{array}{c}
v_{1}(t)  \tag{7.79}\\
v_{2}(t) \\
i(t)
\end{array}\right]
$$



Fig. 7.28 Circuit example.

Since there are no coupled inductors, the matrix $\mathbf{K}$ is diagonal, and simply contains the values of capacitance and inductance:

$$
\mathbf{K}=\left(\begin{array}{lll}
C_{1} & 0 & 0  \tag{7.80}\\
0 & C_{2} & 0 \\
0 & 0 & L
\end{array}\right)
$$

The circuit has one independent input, the current source $i_{i n}(t)$. Hence we should define the input vector as

$$
\begin{equation*}
\mathbf{u}(t)=\left[i_{i \pi t}(t)\right] \tag{7.81}
\end{equation*}
$$

We are frec to place any dependent signal in wector $y(t)$. Suppose that we are interested in also computing the voltage $v_{\text {our }}(t)$ and the current $i_{R 1}(t)$. We can therefore define $y(t)$ as

$$
\mathrm{y}(t)=\left[\begin{array}{l}
v_{\mathrm{w}_{1}}(t)  \tag{7.82}\\
i_{R_{1}}(t)
\end{array}\right]
$$

To write the state equations in the canonical form of Eq. (7.77), we need to express the inductor voltages and capacitor curtents as linear combinations of the elements of $x(t)$ and $u(t)$, that is, as linear combinations of $v_{1}(t), v_{2}(t), i(t)$, and $i_{i n}(t)$.

The capacitor current $i_{C_{1}}(t)$ is given by the node equation

$$
\begin{equation*}
i_{C 1}(t)=C_{1} \frac{d v_{1}(t)}{d t}=i_{i, j}(t)-\frac{v_{1}(t)}{R_{1}}-i(t) \tag{7.83}
\end{equation*}
$$

This equation will become the top row of the matrix equation (7.77). The capacitor current $i_{\mathrm{C}}(1)$ is given by tie node equation,

$$
\begin{equation*}
i_{C}(t)=C_{2} \frac{d v_{2}(t)}{d t}=i(t)-\frac{v_{2}(t)}{R_{2}+R_{3}} \tag{7.84}
\end{equation*}
$$

Note that we have been careful to express this current as a limear combination of the elements of $\mathbf{x}(t)$ and $\mathbf{u}(t)$ alone. The inductor voltage is given by the loop equation,

$$
\begin{equation*}
v_{L}(t)=L \frac{d i(t)}{d t}=y_{1}(t)-v_{2}(t) \tag{7.85}
\end{equation*}
$$

Equations (7.83) to (7.85) can be writen in the following matrix form:

Matrices $\mathbf{A}$ and $\mathbf{B}$ are now known.
It is also necessary to express the elements of $\mathbf{y}(t)$ as linear conbinations of the elements of $\mathbf{x}(t)$ and $\mathbf{u}(t)$. By solution of the circuit of Fig. 7.28, $v_{\text {met }}(f)$ can be written in terms of $v_{2}(t)$ as

$$
\begin{equation*}
v_{\text {nuw }}(t)=v_{2}(v) \frac{R_{3}}{R_{2}+R_{3}} \tag{7.87}
\end{equation*}
$$

Also, $i_{R 1}(t)$ can be expressed in terms of $v_{1}(t)$ as

$$
\begin{equation*}
i_{R 1}(t)=\frac{p_{1}(t)}{R_{1}} \tag{7.88}
\end{equation*}
$$

By collecting Eqs. (7.87) and (7.88) into the standard matrix form of Eq. (7.77), we obtain

$$
\underbrace{\left[\begin{array}{l}
v_{\text {cout }}(t)  \tag{7.89}\\
i_{R 1}(t)
\end{array}\right]}_{\mathbf{y}(t)}=\underbrace{\left[\begin{array}{ccc}
0 & \frac{R_{3}}{R_{2}+R_{3}} & 0 \\
\frac{1}{R_{1}} & 0 & 0
\end{array}\right]}_{\mathbf{C}} \underbrace{\left[\begin{array}{l}
v_{1}(t) \\
v_{2}(t) \\
i(t)
\end{array}\right]}_{\mathbf{x}(t)+\mathbf{E} \quad \mathbf{u}(t)}+\underbrace{\left[\begin{array}{l}
0 \\
0
\end{array}\right]} \underbrace{}_{\left[\begin{array}{l}
{\left[i_{1}(t)\right]}
\end{array}\right.}
$$

We can now identify the matrices $\mathbf{C}$ and $\mathbf{E}$ as shown above.
It should be recognized that, starting in Clapter 2, we have always begun the analysis of conventers by writing their state equations. We are now simply writing these equations in matrix form.

### 7.3.2 The Basic State-Spacc Averaged Model

Consider now that we are given a PWM converter, operating in the continuous conduction mode. The converter circuit contains independent states that form the state vector $x(t)$, and the converter is driven by independent sources that form the input vector $\mathbf{u}(t)$. During the first subinterval, when the switches are in position 1 , the converter reduces to a linear circuit that can be described by the following state equations:

$$
\begin{align*}
\mathrm{K} \frac{d \mathbf{x}(t)}{d t} & =\mathrm{A}_{\mathbf{1}} \mathbf{x}(t)+\mathrm{B}_{1} \mathbf{u}(t)  \tag{7.90}\\
\mathrm{y}(t) & =\mathrm{C}_{1} \mathbf{x}(t)+\mathrm{E}_{1} \mathbf{u}(t)
\end{align*}
$$

During the second subinterval, with the switches in position 2, the converter reduces to another linear circuil whose state equations are

$$
\begin{align*}
\mathbf{K} \frac{d \mathbf{x}(t)}{d t} & =\mathrm{A}_{2} \mathbf{x}(t)+\mathrm{B}_{2} \mathbf{u}(t)  \tag{7.91}\\
y(t) & =\mathrm{C}_{2} \mathbf{x}(t)+\mathbf{E}_{2} \mathbf{u}(t)
\end{align*}
$$

During the two subintervals, the circuit elements are connected differently; therefore, the respective state equation matrices $\mathbf{A}_{1}, \mathbf{B}_{1}, \mathbf{C}_{1}, \mathbf{E}_{1}$ and $\mathbf{A}_{2}, \mathbf{B}_{2}, \mathbf{C}_{2}, \mathbf{E}_{\mathbf{2}}$ may also differ. Given these state equations, the result of state-space averaging is the state equations of the equilibrium and small-signal ac models,

Provided that the natural frequencies of the converter, as well as the frequencies of variations of the converter inputs, are much slower than the switching frequency, then the state-space averaged model
that describes the converter in equilibrium is

$$
\begin{align*}
& 0=A X+B U  \tag{7.92}\\
& Y=C X+E U
\end{align*}
$$

where the averaged matrices are

$$
\begin{align*}
& \mathbf{A}=D \mathbf{A}_{1}+D^{\prime} \mathbf{A}_{2} \\
& \mathbf{B}=D \mathbf{B}_{1}+D^{\prime} \mathbf{B}_{2}  \tag{7.93}\\
& \mathbf{C}=D \mathbf{C}_{1}+D^{\prime} \mathbf{C}_{2} \\
& \mathbf{E}=D \mathbf{E}_{1}+D^{\prime} \mathbf{E}_{2}
\end{align*}
$$

The equilibrium dc components are

$$
\begin{align*}
& \mathbf{X}=\text { equilibrium (dc) state vector } \\
& \mathbf{U}=\text { equilibrium (dc) input vector }  \tag{7.94}\\
& \mathbf{Y}=\text { equilibrium (de) output vector } \\
& D=\text { equilibrium (dc) duty cycle }
\end{align*}
$$

Quantities defined in Eq , (7.94) represent the equilibrium values of the averaged vectors. Equation (7.92) can be solved to find the equilibrium state and output vectors:

$$
\begin{align*}
& X=-A^{-1} B U \\
& Y=\left(-C A^{-1} B+E\right) U \tag{7.95}
\end{align*}
$$

The state equations of the small-signal ac model are

$$
\begin{align*}
\mathbf{K} \frac{d \hat{\mathbf{x}}(t)}{d t} & =\mathbf{A} \dot{\mathbf{x}}(t)+\mathbf{B} \hat{\mathbf{u}}(t)+\left\{\left(\mathbf{A}_{1}-\mathbf{A}_{2}\right) \mathbf{X}+\left(\mathbf{B}_{1}-\mathbf{B}_{2}\right) \mathbf{U}\right\} \hat{d}(t)  \tag{7.96}\\
\hat{\mathbf{y}}(t) & =\mathbf{C} \hat{\mathbf{x}}(t)+\mathbf{E} \mathbf{\mathbf { u }}(t)+\left\{\left(\mathbf{C}_{1}-\mathbf{C}_{2}\right) \mathbf{X}+\left(\mathbf{E}_{1}-\mathbf{E}_{2}\right) \mathbf{U}\right\} \hat{d}(t)
\end{align*}
$$

The quantities $\hat{\mathbf{x}}(t), \hat{\mathbf{u}}(t), \hat{\mathrm{y}}(t)$, and $d(t)$ in Eq. (7.96) are small ac variations about the equilibrium solution, or quiescent operating point, defined by Eqs. (7.92) to (7.95),

So if we can write the converter state equations, Eqs. (7.90) and (7.91), then we can always find the averaged de and small-signat ac models, by evaluation of Eqs. (7.92) to (7.96).

### 7.3.3 Discussion of the State-Space Averaging Result

As in Sections 7.1 and 7.2 , the low-frequency components of the inductor curtents and capacitor voltages are modeled by averaging over an interval of length $T_{3}$. Hence, we can define the average of the state vector $\mathbf{x}(t)$ as

$$
\begin{equation*}
\langle\mathbf{x}(t)\rangle_{T_{s}}=\frac{1}{T_{s}} \int_{t}^{\tau+T_{s}} \mathbf{x}(\tau) d \tau \tag{7.97}
\end{equation*}
$$

The low-frequency components of the input and output vectors are modeled in a similar manner. By averaging the inductor voltages and capacitor currents, one theo obtains the following low-frequency state equation:

$$
\begin{equation*}
\mathbf{K} \frac{d\langle\mathbf{x}(t)\rangle_{T_{s}}}{d t}=\left\{d(t) \mathbf{\Lambda}_{1}+d^{\prime}(t) \mathbf{\Lambda}_{\mathbf{2}}\right\}\langle\mathbf{x}(t)\rangle_{T_{s}}+\left\{d(t) \mathbf{B}_{1}+d^{\prime}(t) \mathbf{B}_{2}\right\}\langle\mathbf{0}(t)\rangle_{r_{s}} \tag{7.98}
\end{equation*}
$$

This result is equivalent to Eq. (7.2).
For example, let us consider how the elements of the state vector $\mathbf{x}(t)$ change over one switching period. During the first subinterval, with the switches in position 1 , the converter stare equations are given by Eq. (7.90). Therefore, the elements of $\mathbf{x}(t)$ change with the slopes $\mathrm{K}^{-1}\left(\mathrm{~A}_{\mathbf{1}} \mathbf{x}(t)+\mathrm{B}_{1} \mathbf{u}(t)\right)$. If we make the small ripple approximation, that $\mathbf{x}(t)$ and $\mathrm{u}(t)$ do not change much over one switching period, then the slopes are essentially constant and are approximately equal to

$$
\begin{equation*}
\frac{d \mathbf{x}(t)}{d t}=\mathbf{K}^{-1}\left(\Lambda_{1}\langle\mathbf{x}(t)\rangle_{T_{s}}+\mathbf{B}_{\mathbf{1}}\langle\mathbf{w}(t)\rangle_{r_{s}}\right) \tag{7.99}
\end{equation*}
$$

This assumption coincides with the requircments for small switching ripple in all elements of $\mathbf{x}(t)$ and that variations in $\mathbf{u}(0)$ be slow compared to the switching frequency. If we assume that the state vector is initially equal to $\mathbf{x}(0)$, then we can wite

$$
\underbrace{\mathbf{x}\left(d T_{3}\right)}_{\begin{array}{c}
\text { final initial interal }  \tag{7.100}\\
\text { value value lengd }
\end{array}}=\underbrace{\mathbf{x}(0)}_{\text {slope }}+\underbrace{\left(d T_{s}\right)} \mathbf{K}^{-1}\left\{\mathbf{A}_{1}(\mathbf{x}(t)\}_{T_{s}}+\mathbf{B}_{1}(\mathbf{u}(t)\}_{T_{s}}\right\})
$$

Similar arguments apply during the second subinterval. With the switch in position 2 , the state equations are given by Eq . ( 7.91 ). With the assumption of small ripple during this subinterval, the state vector now changes with slope

$$
\begin{equation*}
\frac{d \mathbf{x}(t)}{d t}=\mathbf{K}^{-1}\left(\mathbf{A}_{2}\langle\mathbf{x}(t)\rangle_{T_{5}}+\mathbf{B}_{2}(\mathbf{u}(t)\rangle_{T_{5}}\right) \tag{7.101}
\end{equation*}
$$

The state vector at the end of the switching period is


Substitution of Eq. (7.100) into Eq. (7.102) allows us to determine $\mathbf{x}\left(T_{s}\right)$ in terins of $\mathbf{x}(0)$ :

Upon collecting tems, one obtains


Fig. 7.29 How an element of the state vector, and its average, evolve over one switching period.


Fig. 7.30 Averaging an element of the output vector $y(t)$.

$$
\begin{equation*}
\mathbf{x}\left(T_{s}\right)=\mathbf{x}(0)+T_{s} \mathbf{K}^{-} \cdot\left(d(f) \mathbf{A}_{1}+d^{\prime}(t) \mathbf{A}_{2}\right)\langle\mathbf{x}(t)\rangle_{T_{s}}+T_{s} \mathbf{K}^{-1}\left(d(t) \mathbf{B}_{1}+d^{\prime}(t) \mathbf{B}_{2}\right)\langle\mathbf{u}(d)\}_{I_{s}} \tag{7.104}
\end{equation*}
$$

Next, we approximate the derivative of $\langle\mathbf{x}(t)\rangle_{T_{s}}$ using the net change over one switching period:

$$
\begin{equation*}
\frac{d(\mathbf{x}(f)\rangle_{T_{s}}}{d t}=\frac{\mathbf{x}\left(T_{s}\right)-\mathbf{x}(0)}{T_{s}} \tag{7.105}
\end{equation*}
$$

Substitution of Eq. (7.104) into (7.105) leads to

$$
\begin{equation*}
\mathbf{K} \frac{d\langle\mathbf{x}(t)\}_{T_{s}}}{d r}=\left(d(t) \mathbf{A}_{1}+d^{\prime}(t) \mathbf{A}_{2}\right)\langle\mathbf{x}(t)\rangle_{\mathrm{T}_{5}}+\left(d(t) \mathbf{B}_{1}+d^{\prime}(t) \mathbf{B}_{2}\right\}\langle\mathbf{u}(t)\rangle_{T_{s}} \tag{7.106}
\end{equation*}
$$

which is identical to Eq. (7.99). This is the basic averaged model which describes the converter dynamics. It is nonlinear because the control input $d(t)$ is multiplied by $\langle\mathbf{x}(t)\rangle_{T_{i}}$ and $\langle\mathbf{u}(t)\rangle_{J_{i}}$. Vartation of a typical element of $\mathbf{x}(t)$ and its average are illustrated in Fig. 7.29.

It is also desired to find the low-frequency components of the output vector $\mathrm{y}(\mathrm{f})$ by averaging. The yector $\mathrm{y}(t)$ is described by Eq. (7.90) for the first subinterval, and by Eq. (7.91) for the second subinterval. Hence, the elements of $y(r)$ may be discontimuous at the switching transitions, as illustrated in Fig. 7.30. We can again remove the switching harmonics by averaging over one switching period; the
result is

$$
\begin{equation*}
\langle\mathbf{y}(r)\rangle_{T_{s}}=d(t)\left(\mathbf{C}_{1}\langle\mathbf{x}(r)\rangle_{T_{s}}+\mathbf{E}_{1}\langle\mathbf{u}(t)\rangle_{T_{s}}\right)+d^{\prime}(t)\left(\mathbf{C}_{2}\langle\mathbf{x}(t)\rangle_{T_{s}}+\mathbf{E}_{2}\langle\mathbf{u}(t)\rangle_{T_{s}}\right) \tag{7.107}
\end{equation*}
$$

Reanangement of terms yields

$$
\begin{equation*}
\langle y(t)\rangle_{T_{s}}=\left\{d(t) \mathbf{C}_{1}+d^{\prime}(t) \mathbf{C}_{2}\right)\left\langle\mathbf{x}(t)_{T_{s}}+\left\{d(t) \mathbf{E}_{1}+d^{\prime}(t) \mathbf{E}_{2}\right\}(\mathbf{u}(r)\}_{T_{s}}\right. \tag{7.108}
\end{equation*}
$$

This is again a nonlinear equation.
The averaged state equations, (7.106) and (7.108), are collected below:

$$
\begin{align*}
\mathbf{K} \frac{d(\mathbf{x}(t)\rangle_{T_{s}}}{d t} & =\left\{d(t) \mathbf{A}_{1}+d^{\prime}(t) \mathbf{A}_{2}\right\}\langle\mathbf{x}(t)\rangle_{T_{s}}+\left(d(t) \mathbf{B}_{1}+d^{\prime}(t) \mathbf{B}_{2}\right)\langle\mathbf{u}(t)\rangle_{T_{s}}  \tag{7.109}\\
\langle\mathbf{y}(t)\rangle_{T_{s}} & =\left\{d(t) \mathbf{C}_{1}+d^{\prime}(t) \mathbf{C}_{2}\right\}\langle\mathbf{x}(t)\rangle_{T_{s}}+\left(d(t) \mathbf{E}_{\mathbf{1}}+d^{\prime}(t) \mathbf{E}_{2}\right)\langle\mathbf{u}(t)\rangle_{T_{s}}
\end{align*}
$$

The next step is the linearization of these equations about a quiescent operating point, to construct a small-signal ac model. When de inputs $d(t)=D$ and $u(t)=\mathrm{U}$ are applicd, converter operates in equilibrium when the derivatives of all of the elements of $\langle\mathbf{x}(t)\rangle_{T_{S}}$ are zero. Hence, by setting the derivative of $\langle\mathbf{x}(t)\rangle_{T_{s}}$ to zero in $\mathrm{Eq} .(7.109)$, we can deline the converter quiescent operating point as the solution of

$$
\begin{align*}
\mathbf{0} & =\mathbf{A X}+\mathbf{B U}  \tag{7.110}\\
\mathbf{Y} & =\mathbf{C X}+\mathbf{E U}
\end{align*}
$$

where definitions (7.93) and (7.94) have been used. We now perturb and linearize the converter waveforms about this quiescent operating point:

$$
\begin{align*}
\langle\mathbf{x}(t)\rangle_{T_{s}} & =\mathbf{X}+\hat{\mathbf{x}}(t) \\
\langle\mathbf{u}(t)\rangle_{r_{s}} & =\mathbf{U}+\tilde{\mathbf{u}}(t)  \tag{7.111}\\
\langle\mathbf{y}(t)\rangle_{T_{s}} & =\mathbf{Y}+\hat{\mathbf{y}}(r) \\
\quad d(t) & =D+\hat{d}(t) \Rightarrow d^{\prime}(t)=D^{\prime}-\hat{d}(t)
\end{align*}
$$

Here, $\hat{\mathbf{u}}(t)$ and $\tilde{d}(t)$ are small ac variations in the input vector and duty ratio. The vectors $\hat{\mathbf{x}}(t)$ and $\hat{\mathrm{y}}(t)$ are the resulting small ac variations in the state and output vectors. We must assume that these ac variations are much smaller than the quiescent values. In other words,

$$
\begin{align*}
\| \mathbf{U} \mid & \approx\|\mathbf{i}(t)\| \\
D & \approx|\vec{d}(t)|  \tag{7.112}\\
\| \mathbf{X} \mid & \approx\|\hat{\mathbf{x}}(t)\| \\
\| \mathbf{Y} \mid & \leqslant\|\overrightarrow{\mathbf{Y}}(t)\|
\end{align*}
$$

Here, || $\mathbf{x} \|$ denotes a norm of the vector $\mathbf{x}$.
Substitution of Eq. (7.111) into Eq. (7.109) yields

$$
\begin{align*}
& \mathbf{K}-\frac{d(\mathbf{X}+\hat{\mathbf{x}}(t))}{d t}=\left\{(D+\hat{d}(t)\} \mathbf{A}_{\mathbf{1}}+\left(D^{\prime}-\hat{d}(t)\right) \mathbf{A}_{2}\right)(\mathbf{X}+\hat{\mathbf{x}}(t)) \\
& +\left(\{D+\hat{d}(t)) \mathbf{B}_{1}+(D-\hat{d}(t)) \mathbf{B}_{2}\right)(\mathbf{U}+\mathbf{0}(t)\}  \tag{7.11.3}\\
& (\mathbf{Y}+\overline{\mathbf{y}}(t))=\left((D+d(t)\} \mathbf{C}_{1}+\left(D^{\prime}-\hat{d}(t)\right) \mathbf{C}_{2}\right)(\mathbf{X}+\overline{\mathrm{x}}(t)) \\
& +\left((D+\hat{d}(t)) \mathbf{E}_{1}+\left(D^{\prime}-\hat{d}(t)\right) \mathbf{E}_{2}\right)\{\mathbf{U}+\mathbf{u}(t)\}
\end{align*}
$$

The derivative $d \mathrm{X} / d t$ is zero. By collecting terms, one obtains


Since the de terms satisfy Eq. (7.110), they drop out of Eq. (7.114). Also, if the small-signal assumption (7.112) is satisfied, then the second-order nonlinear terms of Eq. (7.114) are small in magnitude compared to the first-order ac terms. We can therefore neglect the nonlinear terms, to obtain the following linearized ac model:

$$
\begin{align*}
\mathbf{K} \frac{d \hat{\mathbf{X}}(t)}{d t} & =\mathbf{A} \tilde{\mathbf{X}}(r)+\mathbf{B u}(t)+\left\{\left(\mathbf{A}_{1}-\mathbf{A}_{2}\right) \mathbf{X}+\left\{\mathbf{B}_{1}-\mathbf{B}_{2}\right) \mathbf{U}\right\} \hat{d}(t)  \tag{7.115}\\
\tilde{\mathrm{Y}}(t) & =\mathbf{C} \tilde{\mathrm{X}}(t)+\mathbf{E} \mathbf{a}(r)+\left\{\left(\mathbf{C}_{1}-\mathbf{C}_{2}\right) \mathbf{X}+\left(\mathbf{E}_{1}-\mathbf{E}_{2}\right\} \mathbf{U}\right\} \hat{d}(r)
\end{align*}
$$

This is the desired result, which coincides with Eq. (7.95).

### 7.3.4 Example: State-Space Aycraging of a Nonideal Buck-Boost Converter

Let us apply the state-space averaging method to model the buck-boost converter of Fig. 7.31. We will model the conduction loss of MOSFET $Q_{1}$ by on-resistance $R_{m_{m}}$, and the forward voltage drop of diode


Fig. 7.31 Buck-boost converter example.
$D_{1}$ by an independent voltage sonrce of value $V_{D}$. It is desired to obtain a complete equivalent circuit, which models both the input port and the output port of the converter.

The independent states of the converter are the inductor current $i(t)$ and the capacitor voltage $v(b)$. Therefore, we should define the state vector $x(b)$ as

$$
\mathbf{x}(t)=\left[\begin{array}{l}
i(t)  \tag{16}\\
v(t)
\end{array}\right]
$$

The inpul voltage $v_{g}(t)$ is an independent source which should be placed in the input vector $\mathbf{u}(t)$. In addition, we have chosen to model the diode forward voltage drop with an independent voltage source of value $V_{D}$. So this voltage source should also be included in the input vector $u(t)$. Therefore, let us define the input vector as

$$
\mathbf{u}(t)=\left|\begin{array}{c}
v_{g}(t)  \tag{7.117}\\
v_{D}
\end{array}\right|
$$

To model the converter input port, we need to find the converter input current $i_{s}(t)$. To calculate this dependent current, it should be included in the output vector $y(t)$. Therefore, let us choose to define $y(t)$ as

$$
\begin{equation*}
y(t)=\left[i_{g}(t)\right] \tag{7.118}
\end{equation*}
$$

Note that it isn't necessary to include the output voltage $v(t)$ in the output vector $y(t)$, since $w(t)$ is already included in the state vector $\mathbf{x}(t)$.

Next, let us write the state equations for each subinterval. When the switch is in position 1 , the converter circuit of Fig. 7.32 (a) is obtained. The inductor volage, capacitor current, and converter input corrent are

$$
\begin{align*}
L \frac{d i(t)}{d t} & =v_{R}(t)-i(t) R_{0 u} \\
C \frac{d v(t)}{d t} & =-\frac{v(t)}{R}  \tag{7.119}\\
i_{R}(t) & =i(t)
\end{align*}
$$

These equations can be witten in the following state-space form:
(a)

(b)


Fig. 7.32 Buck-boost converter circuit: (a) during subinterval 1 , (b) during subinterval 2.

$$
\begin{align*}
& \underbrace{\left[\begin{array}{ll}
L & 0 \\
0 & C
\end{array}\right]} \frac{\frac{d}{d t}\left[\begin{array}{l}
i(t) \\
v(t)
\end{array}\right]}{}=\underbrace{\left[\begin{array}{cc}
-R_{a, t} & 0 \\
0 & -\frac{1}{R}
\end{array}\right]} \underbrace{\left[\left.\begin{array}{c}
i(t) \\
v(t)
\end{array} \right\rvert\,\right.}+\underbrace{\left[\begin{array}{cc}
1 & 0 \\
0 & 0
\end{array}\right]} \underbrace{}_{\left[\begin{array}{c}
v_{h}(t) \\
V_{0}
\end{array}\right]} \\
& \mathbf{K} \quad \begin{array}{lllll}
\frac{d \mathbf{x}(t)}{d t} & \mathbf{A}_{\mathbf{1}} & \mathbf{x}(\mathrm{r}) & \mathbf{B}_{\mathbf{1}} & \mathbf{u}(t)
\end{array}  \tag{7.120}\\
& \underbrace{\left[i_{s}(t)\right]}_{\mathbf{y}(t)}=\underbrace{[10]}_{\mathbf{C}_{1}} \underbrace{\left[\begin{array}{l}
r(t) \\
v(t)
\end{array}\right]}_{\mathbf{x}(t)}+\underbrace{[00]}_{\mathbf{E}_{\mathbf{1}}} \underbrace{\left[\begin{array}{c}
v_{u}(t) \\
v_{0}
\end{array}\right]}_{\mathbf{u}(t)}
\end{align*}
$$

So we have identified the state equation matrices $A_{1}, \mathbf{B}_{1}, \mathbf{C}_{1}$, and $\mathbf{E}_{1}$.
Weth the switch in position 2, the converter circuit of Fig. 7.32(b) is obtained. For this subinterval, the inductor voltage, capacitor current, and converter input current are given by

$$
\begin{align*}
L \frac{d i(t)}{d t} & =v(t)-V_{D} \\
C \frac{d v(t)}{d t} & =-\frac{v(f)}{R^{-}}-i(t)  \tag{7.121}\\
\dot{t}_{s}(t) & =0
\end{align*}
$$

When written in statc-space form, these equations become

$$
\begin{align*}
& \underbrace{\left[\begin{array}{ll}
L & 0 \\
0 & C
\end{array}\right]} \begin{array}{l}
\frac{d}{d t}\left[\begin{array}{l}
i(t) \\
v(t)
\end{array}\right]
\end{array}=\underbrace{\left[\begin{array}{cc}
0 & 1 \\
-\mathrm{J} & -\frac{1}{R}
\end{array}\right]} \underbrace{\left[\begin{array}{l}
i(t) \\
v(t)
\end{array}\right]}+\underbrace{\left[\begin{array}{cc}
0 & -1 \\
0 & 0
\end{array}\right]}\left[\begin{array}{c}
v_{g}(t) \\
V_{v}
\end{array}\right] \\
& \begin{array}{llllll}
\mathbf{K} & \frac{d \mathbf{x}(t)}{d t} & \mathbf{A}_{2} & \mathbf{x}(r) & \mathbf{B}_{2} & \mathbf{u}(t)
\end{array}  \tag{7.122}\\
& \underbrace{\left[i_{g}(t)\right]}_{\mathbf{y}(t)}=\underbrace{[00]}_{\mathbf{C}_{2}} \underbrace{\left[\begin{array}{l}
i(t) \\
v(t)
\end{array}\right]}_{\mathbf{X}(t)}+\underbrace{[00]}_{\mathbf{E}_{2}} \underbrace{\left[\begin{array}{c}
v_{g}(t) \\
v_{b}
\end{array}\right]}_{\mathbf{u}(t)}
\end{align*}
$$

So we have also identified the subinterval 2 natrices $A_{2}, B_{2}, C_{2}$, and $E_{2}$.
The next step is to evaluate the state-space averaged equilibrium equations (7.92) to (7.94). The averaged matrix A is

$$
A=D A_{1}+D^{\prime} A_{2}=D\left[\begin{array}{cc}
-R_{0 H} & 0  \tag{7.123}\\
0 & -\frac{1}{R}
\end{array}\right]+D^{\prime}\left[\begin{array}{cc}
0 & 1 \\
-1 & -\frac{1}{R}
\end{array}\right]=\left[\begin{array}{cc}
-D R_{a \prime \prime} & D^{\prime} \\
-D^{\prime} & -\frac{1}{R}
\end{array}\right]
$$

In a similar manner, the averaged matrices $\mathbf{B}, \mathbf{C}$, and $\mathbf{E}$ are evaluated, with the following results:

$$
\begin{align*}
& \mathbf{B}=D \mathbf{B}_{1}+D \mathbf{B}_{2}=\left[\left.\begin{array}{cc}
D & -D^{\prime} \\
0 & 0
\end{array} \right\rvert\,\right. \\
& \mathbf{C}=D \mathbf{C}_{1}+D \mathbf{C}_{2}=\left[\begin{array}{ll}
D & 0
\end{array}\right]  \tag{7.124}\\
& \mathbf{E}=D \mathbf{E}_{\mathbf{1}}+D \mathbf{E}_{2}=\left[\begin{array}{ll}
0 & 0
\end{array}\right]
\end{align*}
$$

The de state equations (7.92) therefore become

$$
\begin{align*}
& {\left[\begin{array}{l}
0 \\
0
\end{array}\right]=\left|\begin{array}{cc}
-D R_{0 n} & D^{\prime} \\
-D^{\prime} & -\frac{1}{R}
\end{array}\right|\left[\begin{array}{l}
I \\
V
\end{array}\right]+\left[\begin{array}{cc}
D & -D^{\prime} \\
0 & 0
\end{array}\right]\left[\begin{array}{l}
V_{g} \\
V_{D}
\end{array}\right]}  \tag{7.125}\\
& \left|I_{8}\right|=\quad\left[\begin{array}{ll}
D & 0
\end{array} \quad\left[\begin{array}{l}
I \\
V
\end{array}\right]+\lceil 00\rceil\left[\begin{array}{l}
V_{g} \\
V_{D}
\end{array}\right]\right.
\end{align*}
$$

Evaluation of Eq. (7.95) leads to the following solution for the equilibrium state and output vectors:

$$
\begin{align*}
& {\left[\begin{array}{l}
V
\end{array}\right]=\left(\frac{1}{1+\frac{D}{D^{2}} \frac{R_{a r}}{R}}\right)\left[\begin{array}{l}
\frac{D}{D^{2} R} \frac{1}{D^{\prime} R} \\
-\frac{D}{D^{\prime}} \\
1
\end{array}\right]\left[\begin{array}{l}
V_{k} \\
V_{D}
\end{array}\right]}  \tag{7.126}\\
& {\left[I_{g}\right]=\left(\frac{1}{1+\frac{D}{D^{2}} \frac{R_{o r 1}}{R}}\right)\left[\frac{D^{2}}{D^{\prime 2} R} \frac{D}{D^{\prime} R}\right]\left[\begin{array}{l}
V_{g} \\
V_{D}
\end{array}\right]}
\end{align*}
$$

Alternatively, the steady-state equivalent circuit of Fig. 7.33 can be constructed as usual from


Fig. 7.33 De circuit model for the buck-boost converter example, equivalent to Eq. (7.125).

Eq. (7.125). The top row of Eq. (7.125) could have been obtained by application of the principle of inductor volt-second balance to the inductor voltage waveform. The second row of Eq. (7.125) could have been obtained by application of the principle of capacitor charge balance to the capacitor current waveform. The $i_{g}(f)$ equation expresses the de component of the corverter input current. By reconstructing circuits that are equivalent to these three equations, the de model of Fig. 7.33 is obtained.

The small-signal model is found by evaluation of Eq. (7.95). The vector coefficients of $\hat{d}(\mathrm{r})$ in Eq. (7.95) are

$$
\begin{align*}
& \left(\mathbf{A}_{1}-\mathbf{A}_{2}\right) \mathbf{X}+\left(\mathbf{B}_{1}-\mathbf{B}_{2}\right) \mathbf{U}=\left[\begin{array}{c}
-V-I R_{v o} \\
l
\end{array}\right]+\left|\begin{array}{c}
V_{k}+V_{D} \\
0
\end{array}\right|=\left[\begin{array}{c}
v_{k}-V-I R_{w n}+V_{D} \\
l
\end{array}\right]  \tag{7.127}\\
& \left(\mathbf{C}_{1}-\mathbf{C}_{2}\right) \mathbf{X}+\left\{\mathbf{E}_{1}-\mathbf{E}_{2}\right) \mathbf{U}=[r\}
\end{align*}
$$

The smali-signal ac state equations (7.95) therefore become

$$
\begin{align*}
& \left.\left.\mid i_{s}(t)\right]=\left[\begin{array}{ll}
D & 0
\end{array}\right]\left[\begin{array}{l}
\hat{i}(t) \\
\hat{v}(t)
\end{array}\right]+|00| \begin{array}{c}
v_{x}(t) \\
0
\end{array}\right]+[J] \hat{d}(t) \tag{7.128}
\end{align*}
$$

Note that, since the diode forward voltage drop is modeled as the constant value $V_{D^{\prime}}$ there are no ac variations in this source, and $\hat{v}_{o}(0)$ equals zero. Again, a circuit model cquivalent to Eq. (7.128) can be constructed, in the usual manner. When written in scalar form, Eq. (7.128) becomes

$$
\begin{align*}
& L \frac{d \hat{d}(t)}{d t}=D^{\prime} \hat{v}(t)-D R_{s, n} \hat{i}(t)+D \hat{v}_{s}(t)+\left(V_{s}-V-I R_{s t 1}+V_{D}\right) \hat{d}(t) \\
& C \frac{d \hat{v}(t)}{d t}=-D^{\prime} \hat{i}(t)-\frac{\hat{q}(t)}{R}+I \hat{d}(t)  \tag{7.129}\\
& i_{s}(r)=D \hat{i}(r)+I \hat{d}(t)
\end{align*}
$$

Circuits corresponding to these equations are listed in Fig. 7.34. These circuits can be combined into the complete small-signal ac equivalent circuit model of Fig. 7.35.


Fig. 7.34 Circuits equivalent to the small-signal converter equations: (a) inductor loop, (b) capaciter node, (c) input port.


Fig. 7.35 Complete small-signal ac equivalent circuit model, nonideal buck-boost converter example.

### 7.4 CIRCUIT AVERAGING AND AVERAGED SWITCH MODELING

Circuit averaging is another well-known technique for derivation of converter equivalent circuits, Rather than averaging the converter state equations, with the circuit averaging technique we average the converter waveforms directly. All manipulations are performed on the circuit diagram, instead of on its equa-
tions, and hence the circuit averaging technique gives a more physical interpretation to the model. Since circuit averaging involves averaging and small-signal linearization, it is equivalent to state-space averaging. However, in many cases circuit averaging is easier to apply, and allows the small-signal ac model to be written almost by inspection. The circuit averaging technique can also be applied directly to a number of different types of converters and switch elements, including phase-controlled rectifiers, PWM converters operated in discontinuous conduction mode or will current programming, and quasi-resonant con-verters-these are described in later chapters. However, in other cases it may lead to involuted models that are less easy to analyze and understand. To overcome this problem, the circuit averaging and statespace averaging approaches can be combined. Circuit averaging was developed before state-space averaging, and is described in [4]. Because of its generality, there has been a recent resurgence of interest in circuit averaging of switch networks [13-20].

The key step in circuit averaging is to replace the converter switches with voltage and current sources, to obtain a time-invariant circuit topology. The waveforms of the voltage and current generators are defined to be identical to the switch waveforms of the original converter. Once a time-invariant circuit network is obtained, then the converter waveforms can be averaged over one switching period to remove the switching harmonics. Any nonlincar elements in the averaged circuit model can then be perturbed and linearized, leating to the small-signal ac model.

In Fig. 7.36, the switching elements are separated from the remainder of the converter. The converter thercfore consists of a switch network containing the converter switching elements, and a timeinvariant network, containing the reactive and other remaining elements. Figure 7,36 illustrates the simple case in which there are two single-pole single-throw (SPST) switches; the switches can then be represented using a two-port network. In more complicated systems containing multiple transistors or diodes, such as in polyphase converters, the switch network may contain more than two ports.


Fig. 7.36 A switching convertet can be viewed ats a switch network connected to a time-itwariant network,


Fig. 7.37 Schematic of the SEPIC, artanged in the form of Fig. 7.36.

The central idea of the averaged switch modeling approach is to find an averaged circuit model for the switch network. The resulting averaged switch model can then be inserted into the converter circuit to obtain a complete averaged circuit model of the convertcr. All important advantage of the averaged switch modeling approach is that the same model can be used in many diffcrent converter configurations. It is not necessary to rederive an avcraged circuit model for each particular converter. Furthernore, in many cases, the averaged switch model simplifics converter analysis and yields good intuitive understanding of the converter steady-state and dynamic properties.

The first step in the process of finding an averaged switch model for a switch network is to sketch the converter in the form of Fig. 7.36, in which a switch network containing only the converter switching elcments is explicitly defined. The CCM SEPIC example shown in Fig. 7.37 is used to illustrate the process. There is usually more than onc way to define the two ports of the switch nerwork; a natural way to define the two-port switch network of the SEPIC is illustrated in Fig. 7.37. The switch network terminal quantities $v_{1}(t), i_{1}(t), v_{2}(t)$, and $i_{2}(t)$ are illustrated in Fig. 7.38 for CCM operation. Note that it is not necessary that the ports of the switch network be electrically connceted within the switch network itself. Furthermore, there is no requirement that any of the terminal voltage or current waveforms of the switch network be nonpulsating.

## 7.4.i Obtaining a Time-Invariant Circuit

The first step in the citcuit averaging technique is to replace the switch network with voltage and current sources, such that the circuit connections do not vary in time. The switch network defined in the SEPIC is shown in Fig. 7.39(a). As with any two-port network, two of the four terminal voltages and


Fig. 7,38 Terminal switch network waveforms in the CCM SEPIC.
cufrents can be taken as independent inputs to the switch network. The remaining two voltages and/or currents are viewed as dependent outputs of the switch network. In general, the choice of independent inputs is arbitary, as long as the inputs can indeed be independent in the given converter circuit. For CCM operation, one can choose one terminal curtent and one terminal voltage as the independent inputs. Let us select $i_{1}(t)$ and $v_{2}(t)$ as the switch network independent inputs. In addition, the dury cycle $d(t)$ is the independent control input.

In Fig. 7.39 (b), the ports of the switch network are replaced by dependent voltage and current sources. The waveforms of these dependent sources are defined to be identical to the actual dependent outputs $v_{1}(t)$ and $i_{2}(t)$ given in Fig. 7.38. Since all waveforms in Fig. 7.39(b) match the waveforms of Figs. 7.39 (a) and 7.38 , the circuits are electrically equivalent. So far, no approximations have been made.

### 7.4.2 Circuit Averaging

The nexl step is determination of the average values of the switch network terminal waveforms in lems of the converter state variables (inductor currents and capacitor voltages) and the converter independent inputs (such as the input voltage and the transistor duty cycle). The basic assumption is made that the natural time constants of the converter network are much longer that the switching period $T_{s}$. This assumption coincides with the requirement for small switching ripple. One may average the waveforms over a time interval which is short compared to the system natural time constants, without significantly altering the system response. Hence, when the basic assumption is satisfied, it is a good approximation to average the converter waveforms over the switching period $T_{s}$. The resulting averaged model predicts the low-frequency behavior of the system, while neglecting the high-frequency switching harmonics. In the SEPIC example, by use of the usual snall ripple approximation, the average values of the switch network terminal waveforms of Fig. 7.38 can be expressed in tenms of the independent inputs and the state variables as follows:
(a)

(b)

(c)

(d)


Fig. 7.39 Derivation of the averaged switch model for the CCM SEPIC: (a) switch network; (b) switch network where the switches are replaced with dependent sources whose waveforms match the swith terminal dependent waveforms; (c) large-signal, nonlincar averaged switeh model obtained by averaging the switch tutwork terminal waveforms in (b); (d) de and ac small-signal averaged switch model.

$$
\begin{align*}
& \left\langle v_{1}(t)\right\rangle_{T_{s}}=d^{\prime}(t)\left(\left\langle v_{c 1}(t)\right\rangle_{T_{s}}+\left\langle v_{C_{2}}(t)\right\rangle_{r_{s}}\right) \tag{7.130}
\end{align*}
$$

$$
\begin{align*}
& \left\langle v_{2}(t)\right\rangle_{T_{s}}=d(t)\left(\left\langle v_{G}(t)\right\rangle_{T_{s}}+\left\langle v_{\mathrm{ce}_{2}}(t)\right\rangle_{T_{s}}\right)  \tag{7.132}\\
& \left\langle i_{2}(t)\right\rangle_{T_{s}}=d^{\prime}(t)\left(\left\langle i_{L 1}(t)\right\rangle_{T_{s}}+\left\langle i_{J 2}(t)\right\rangle_{T_{s}}\right) \tag{7.133}
\end{align*}
$$

We have selected $\left\langle i_{1}(t)\right\rangle_{T_{s}}$ and $\left\langle v_{2}(t)\right\rangle_{t_{s}}$ as the switch metwork independent inputs. The dependent outputs of the averaged switch network are then $\left\langle i_{2}(r)_{T_{n}}\right.$ and $\left\langle\nu_{1}(t\rangle_{T_{3}}\right.$. The next step is to express, if possible, the switch network dependent outputs $\left\langle i_{2}(t)\right\rangle_{r_{s}}$ and $\left\langle v_{1}(t)\right\rangle_{T_{s}}$ as functions solely of the switch network independent inputs $\left\langle i_{1}(t)\right\rangle_{S^{\prime}},\left\langle v_{2}(t)\right\rangle_{T_{s}}$, and the control input $d(t)$, In this step, the averaged switch outputs should not be written as functions of other converter signals such as $\left\langle v_{\mathrm{E}}(t)\right\rangle_{T_{s}},\left\langle v_{C 1}(t)\right\rangle_{T_{F}},\left\langle v_{\mathrm{C}}(t)\right\rangle_{T_{S}},\left\langle i_{T, t}(f)\right\rangle_{T_{S}}$, $\left\langle i_{L 2}(t)_{T_{i}}\right.$, etc.

We can use Eqs. (7.131) and (7.132) to write

$$
\begin{align*}
& \left\langle i_{L_{1}}(t)_{T_{s}}+\left\langle i_{\Delta}(t)\right\rangle_{T_{s}}=\frac{\left\langle i_{1}(t)\right\rangle_{T_{s}}}{d(t)}\right.  \tag{7.134}\\
& \left\langle v_{C}(t)\right\rangle_{T_{s}}+\left\langle v_{c_{0}}(t)\right\rangle_{T_{s}}=\frac{\left\langle v_{s}(t)\right\rangle_{T_{s}}}{d(t)} \tag{7.135}
\end{align*}
$$

Substitution of these expressions into Eqs. (7.130) and (7.133) leads to

$$
\begin{align*}
& \left\langle v_{1}(t)\right\rangle_{T_{s}}=\frac{d^{\prime}(t)}{d(t)}\left\langle v_{2}(t)\right\rangle_{T_{x}}  \tag{7.136}\\
& \left\langle i_{2}(t)\right\rangle_{T_{s}}=\frac{d^{\prime}(t)}{d(t)}\left\langle i_{1}(t)\right\rangle_{T_{s}} \tag{7.137}
\end{align*}
$$

The averaged equivalent circuit for the switch network, that corresponds to Eqs. (7.136) and (7.137), is illustrated in Fig. 7.39 (c). Upon completing the averaging step, the switching harmonics have been removed from all converter waveforms, leaving only the de and low-frequency ac components. This large-signal, nonlinear, time-invariant model is valid for frequencies sufficiently less than the switching frequency. Averaging the waveforms of Fig. 7.38 modifies only the switch network; the remainder of the converter circuit is unchanged. Therefore, the averaged circuit model of the converter is obtained simply by replacing the switch network with the averaged switch model. The switch network of Fig. 7.39(a) can be identified in any two-switch converter, such as buck, boost, buck-boost, SEPIC, or Cuk. If the converter operates in continuous conduction mode, the derivation of the averaged switch model follows the same steps, and the result shown in Fig. 7.39(c) is the same as in the SEPIC example. This theans that the model of Fig. 7.39 (c) can be uscd as a general large-signal averaged switch model for all two-switch conventers operating in CCM.

### 7.4.3 Perturbation and Linearization

The model of Fig. 7.39(c) is nonlinear, because the dependent generators given by Eqs. (7.136) and (7.137) are nonlinear functions of $d(t),\left\langle i_{2}(t)\right\rangle_{T_{s}}$ and $\left\langle v_{1}(t)\right\rangle_{T_{s}}$. To construct a small-signal ac model, we perturb and linearize Eqs. (7.136) and (7.137) in the usual fashion. Let

$$
\begin{array}{r}
d(t)=D+\hat{d}(t) \\
\left\langle v_{1}(t)\right\rangle_{T_{s}}=V_{1}+\hat{l}_{1}(t) \\
\left\langle i_{1}(t)\right\rangle_{T_{s}}=l_{1}+\hat{i}_{1}(t)  \tag{7.138}\\
\left\langle v_{2}(t\rangle_{T_{s}}=V_{2}+\hat{v}_{2}(t)\right. \\
\left\langle i_{2}(t)\right\rangle_{T_{s}}=I_{2}+i_{2}(t)
\end{array}
$$

With these substitutions, Eq. (7.136) becomes

$$
\begin{equation*}
(D+\hat{d})\left(v_{1}+\hat{v}_{1}\right)=\left(D^{\prime}-\hat{d}\right)\left(v_{2}+\hat{v}_{2}\right) \tag{7.139}
\end{equation*}
$$

It is desired to solve for the dependent quantity $V_{1}+\hat{v}_{1}$. Equation (7.139) can be manipulated as follows:

$$
\begin{equation*}
D\left(v_{1}+\hat{v}_{1}\right)=D^{\prime}\left(v_{2}+\hat{v}_{2}\right)-d\left(v_{1}+V_{2}\right)-\hat{d} \hat{v}_{1}-\hat{d} \hat{v}_{2} \tag{7.140}
\end{equation*}
$$

The terms $\hat{d}\left(t \hat{v}_{1}(t)\right.$ and $\hat{d}(t) \hat{v}_{2}(t)$ are nonlinear, and are small in magnitude provided that the ac variations are much smaller than the quiescent values [as in Eq. (7.32)]. When the smali-signal assumption is satisfied, these terms can be neglected. Upon eliminating the nonlinear terms and solving for the switch network dependent output $V_{1}+\hat{v}_{1}$, we obtain

$$
\begin{align*}
\left(V_{1}+\hat{v}_{1}\right) & =\frac{D^{\prime}}{D}\left(V_{2}+\hat{v}_{2}\right)-\hat{d}\left(\frac{V_{1}+V_{2}}{D}\right)  \tag{7.141}\\
& =\frac{D^{\prime}}{D}\left(V_{2}+\hat{p}_{2}\right)-\hat{d}\left(\frac{V_{1}}{D D^{\prime}}\right)
\end{align*}
$$



Fig. 7.40 Linearization of the dependent voltage source.

The term $\left(V_{1} / D D^{\prime}\right) \hat{d}(t)$ is driven by the control input $\hat{d}$, and hence can be represented by an independent voltage source as in Fig. 7.40. The ferm $\left(D^{\prime} I D\right)\left(V_{2}+\hat{\nu}_{2}(t)\right.$ ) is equal to the constant value ( $D^{\prime} / D$ ) multiplied by the port 2 independent voltage $\left(V_{2}+\hat{v}_{2}(t)\right.$. This term is represented by a dependent voltage source in Fig. 7.40. This dependent source will become the primary winding of an ideal transformer.
In a similar manner, substitution of the relationships (7.138) into Eq. (7.137) leads to:

$$
\begin{equation*}
(D+\hat{d})\left[I_{2}+\hat{i}_{2}\right)=\left(D^{\prime}-\hat{d}\right)\left(I_{1}+\hat{i}_{1}\right) \tag{7.142}
\end{equation*}
$$

The terms $\hat{i}_{1}(t) \hat{d}(t)$ and $\hat{i}_{2}(t) \hat{d}(t)$ are nonlinear, and can be neglected when the small-signal assumption is satisfied. Elimination of the nonlinear terms, and solution for $I_{2}+\hat{i}_{2}$, yields:

$$
\begin{align*}
\left(l_{2}+i_{2}\right) & =\frac{D^{\prime}}{D}\left(I_{1}+\hat{l}_{1}\right)-\vec{d}\left(\frac{l_{1}+l_{2}}{D}\right)  \tag{7.143}\\
& =\frac{D^{\prime}}{D}\left(l_{1}+\hat{l}_{1}\right)-d\left(\frac{l_{2}}{D D^{\prime}}\right)
\end{align*}
$$



Fig. 7.41 Linearization of the deperndent current source.

The term $\left(I_{2} / D D^{\prime}\right) \hat{d}(t)$ is driven by the control input $\hat{d}(t)$, and is represented by an independent current source in Fig. 7.41. The term $\left(D^{\prime} / D\right)\left(I_{1}+\hat{i}_{1}(t)\right.$ is dependent on the port 1 current ( $I_{1}+i_{1}(t)$ ). This term is modeled by a dependent current source in Fig. 7.41; this source will become the secondary winding of an ideal transformer. Equations (7.141) and (7.143) describe the averaged switch network model of Fig. 7.39 (d). Note that the model contains both de and smallsignal ac tcrms: one equivalent circuit is used for both the de and the small-signal ac models. The transformer symbol contains both a solid line (indicating that it is an ideal transformer capable of passing de voltages and curtents) and a sinusoidal line (which indicates that small-signal ac variations are moteled). The averaged switch model of Fig. 7.39(d) reveals that the switch network pertorms the functions of: (i) tansformation of de and small-signal ac voltage and curent levels according to the $D^{\prime}: D$ conversion ratio, and (ii) introduction of ac wollage and cunent variations into the converter circuit, driven by the control input $d(t)$. When this model is inserted into Fig. 7.37 , the do and small-signal ac SEPIC model of Fig. 7.42 is obtained. This model can now be solved to determine the steady-state voltages and curents as well as the small-signal converter transfer functions.

The switch network of Fig. $7.39(a)$ can be identified in all two-switch converters, including buck, boost, SEPIC, Cuk, etc. As illustrated Fig. 7.43, a complete averaged circuit model of the converter can be constructed simply by replacing the switch network with the averaged switch model. For exam-


Fig. 7.42 Ade and small-signal ac averaged circuit model of the CCM SEPIC.


Fig. 7.43 Construction of an averaged circuit model for a two-switch converter operating in CCM: (a) the converler circuit with the general two-switch network identified; (b) de and ac small-signal averaged circuit model obtained by replacing the switch metwork with the averaged model.


Fig. 7.44 Construction of an averaged circuit model for an ideal boost converter example: (a) converter circuit with the switch network of Fig. 7.39 (a) identifed; (b) a de and small-signal ac averaged circuit model obtained by replacing the $s$ witch network with the model of Fig. 7.39(d).
ple, Fig. 7.44 shows an averaged citcuit model of the boost converter obtained by identifying the switch network of Fig. 7.39(a) and replacing the switch network with the model of Fig. 7.39(d).

In summary, the circuit averaging method involves replacing the switch network with equivalent voltage and current sources, such that a time-invariant network is obtained. The converter waveforms are then averaged over one switching period to remove the switching harmonics. The large-signal model is perturbed and linearized about a quiescent operating point, to obtain a do and a small-signal averaged switch model. Replacement of the switch network with the averaged switch model yields a complete averaged circuit model of the converter.

### 7.4.4 Switch Networks

So far, we have described derivation of the averaged switch model for the general two-switch network where the ports of the switch network coincide with the switch ports. No connections ate assumed between the switches within the switch network itself. As a result, this switch network and its averaged model can be used to easily construct averaged circuit motels of many two-switch converters, as illustrated in Fig. 7.43. It is important to note, however, that the definition of the switch network ports is not unique. Different definitions of the switch network lead to equivalent, but not identical, averaged switch models. The altemative forms of the averaged switch model may result in simpler circuil models, or models that provide better physical insight. Two altemative averaged switch models, better suited tor analyses of boost and buck converters, are described in this section.

Consider the ideal boost converter of Fig. 7.45 (a). The switch network contains the transistor
(a)


Fig. 7.45 An ideal boost converter example: (a) converter circuit showing another possible definition of the switch network; (b) terminal waveforms of the switch network.

(b)
and the diode, as in Fig. 7.44(a), but the switch network ports are defined difterently. Let us proceed with the derivation of the corresponding averaged switch model. The swith network terminal waveforms are shown in Fig. $7.45(\mathrm{~b})$. Since $i_{1}(t)$ and $v_{2}(t)$ coincide with the converler inductor current and capacitor voltage, it is convenient to choose these waveforms as the independent inputs to the switch network. The steps in the derivation of the averaged switch model are illustrated in Fig. 7.46.

First, we replace the switch network with dependent voltage and current generators as illustrated in Fig. $7.46(b)$. The voltage generator $v_{1}(t)$ models the dependent voltage waveform at the input port of the switch network, i.e., the transistor voltage. As illustrated in Fig. 7.45(b), $v_{1}(t)$ is zero when the transistor conducts, and is equal to $v_{2}(t)$ when the diode conducts:

$$
w_{1}(t)=\left\{\begin{array}{cc}
0, & 0<t<d T_{s}  \tag{7.144}\\
p_{2}(t), & d T_{s}<t<T_{s}
\end{array}\right.
$$

When $v_{1}(t)$ is defined in this manner, the inductor voltage waveform is unchanged, Likewise, $i_{2}(t)$ models the dependent current waveform at port 2 of the network, i.e., the diode current. As illustrated in Fig. $7.45(\mathrm{~b}), i_{2}(t)$ is equal to zero when the transistor conducts, and is equal to $i_{1}(t)$ when the diode conducts:

$$
i_{2}(t)=\left\{\begin{array}{cc}
0, & 0<t<d T_{s}  \tag{7.145}\\
i_{1}(t), d T_{s}<t<T_{s}
\end{array}\right.
$$

With $i_{2}(t)$ defined in this manner, the capacitor current waveform is unchanged. Therefore, the original converter circuit shown in Fig. 7.45(a), and the circuit obtained by replacing the switch network of Fig. 7.46(a) with the switch network of Fig. 7.46(b), are electrically identical. So far, no approximations have been made. Next, we remove the switching harmonics by averaging all signals over one switching period, as in Eq . (7.3). The results are

$$
\begin{align*}
& \left\langle v_{1}(\theta)_{\tau_{s}}=d^{\prime}(t)\left\langle\nu_{2}(t)\right\rangle_{r_{s}}\right.  \tag{7.146}\\
& \left\langle i_{2}(t)\right\rangle_{T_{s}}=d^{\prime}(t)\left\langle i_{1}(t)\right\rangle_{T_{s}}
\end{align*}
$$

Here we have assumed that the switching ripples of the inductor current and capacitor voltage are small, or at least linear functions of time. The averaged switch model of Fig. 7.46(c) is now obtained. This is a large-signal, nonlinear model, which can replace the switch uetwork in the original converter circuit, for construction of a large-signal nonlinear circuit model of the converter. The switching harmonics have been removed from all colvertcr wavcforms, leaving only the dc and low-frequency ac components.

The model can be linearized by perturbing and linearizing the converter waveforms aboul a quiescent operating point, in the usual manncr. Let

$$
\begin{align*}
\left\langle v_{s}(t)\right\rangle_{T_{s}} & =v_{s}+\hat{q}_{g}(t) \\
d(t) & =D+\dot{d}(t) \Rightarrow d^{\prime}(t)=D^{\prime}-\hat{d}(t) \\
\langle(t)\rangle_{T_{s}} & =\left\langle i_{1}(t)\right\rangle_{T_{s}}=1+\hat{i}(t)  \tag{7.147}\\
\langle v(t)\rangle_{T_{s}} & =\left\langle v_{2}(t\rangle_{T_{s}}=V+\hat{v}(t)\right. \\
\left\langle v_{1}(t)\right\rangle_{T_{s}} & =v_{1}+\hat{v_{1}}(t) \\
\left\langle i_{2}(t)\right\rangle_{T_{s}} & =l_{2}+\hat{i}_{2}(t)
\end{align*}
$$

The nonlinear voltage generator at port 1 of the averaged switch network has value

$$
\begin{equation*}
\left[D^{\prime}-\hat{d}(t)\right)(v+\hat{p}(t)]=D^{\prime}(v+\hat{v}(t)]-V \hat{d}(t)-\hat{v}(o \hat{d}(t) \tag{7.148}
\end{equation*}
$$

The term $\hat{v}(t) \hat{d}(t)$ is nonlinear, and is small in magnitude provided that the ac variations are much smaller than the quiescent values [as in Eq. (7.32)]. When the small-signal assumption is satisfied, this term can be neglected. The term $V(\hat{d}(t)$ is driven by the control inpul, and hence can be represented by an independent voltage source. The lerm $D^{\prime}\left(V+\hat{v}(t)\right.$ is equal to the constant value $D^{\prime}$ multiplied by the output voltage $(V+\hat{\theta}()$ ). This term is dependent on the output capacitor voltage; it is represented by a dependent voltage source. This dependent source will become the primary winding of an ideal transformer.

The nonlinear current generator at the port 2 of the averaged switch network is treated in a similar mamer. Its current is

$$
\begin{equation*}
\left(D^{\prime}-\hat{d}(t)\right)(i+\hat{i}(t))=D^{\prime}\{I+\hat{i}(t)\}-I \hat{d}(t)-\hat{i}(t) \hat{d}(t) \tag{7.149}
\end{equation*}
$$

The term $\hat{i}(t) \hat{d}(t)$ is nonlinear, and can be neglected provided that the small-signal assumption is satisfied.

(c)

(d)


Fig. 7.46 Derivation of the averaged switch model for the CCM boost of Fig. 7.45: (a) switch network; (b) switch nework where the switches are replaced by dependent sources whose waveforms match the switch terminal waveforms; (c) large-signal, nonlinear averaged switch model obtained by averaging the swith nework terminal waveforms; (d) de and ac small-signal averaged switch metwork model.


Fig. 7.47 Dc and small-signal ac averaged circuit model of the boost converter.

The term $I \hat{d}(t)$ is driven by the control input $\hat{d}(t)$, and is represented by an independent curreat source. The term $D^{\prime}(I+i(t)$ is dependent on the inductor cunent $(I+\hat{i}(t)$. This term is modeled by a dependent corrent source; this source will become the secondary winding of an ideal transformer.

Upon elimination of the nonlinear terms, and replacement of the dependent generators with an ideal $D^{\prime}: 1$ transformer, the combined de and small-signal ac averaged switch model of Fig. 7.46(d) is obtained. Figure 7.47 shows the complete averaged circuit model of the boost converter.

It is interesting to compare the models of Fig. 7.44(b) and Fig. 7.47. The two averaged circuit models of the boost converter are equivalent-they result in the same steady-state solution, and the same converter transfer functions. However, since both ports of the switch network in Fig. 7.45(a) share the same reference ground, the resulting averaged circuit model in Fig. 7.47 is easier to solve, and gives better physical insight into steady-state operation and dynamics of the boost converter. The circuit model of Fig. 7.47 reveals that the switch network performs the functions of: (i) transformation of dc and smallsignal ac voltage and current leveis according to the $D^{\prime}: 1$ conversion ratio, and (ii) introduction of ac voltage and curnent variations into the converter circuit, driven by the control input $d(t)$. The model of Fig. 7.47 obtained using the circuit averaging approach is islentical to the model of Fig. 7.17(b) obtained using the basic ac modeling technique of Section 7.2 .

Next, we consider the CCM buck converter of Fig. 7.48, where the switch network ports are defined to stare a common ground terminal. The derivation of the corresponding averaged switch model follows the same steps as in the SEPIC and the boost examples. Let us select $v_{1}(t)$ and $i_{2}(t)$ as the independent terminal variables of the two-port switch network, since these quantities coincide with the applied converter imput wollage $v_{g}(t)$ and the inductor cancent $i(t)$, respectively. We then need to express the averaged dependent terminal waveforms $\left\langle i_{1}(t)_{T_{5}}\right.$ and $\left\langle v_{2}(d)\right\rangle_{T_{5}}$ as functions of the control input $d(t)$ and of $\left\langle v_{1}(t)\right\rangle_{T_{i}}$ and $\left\langle i_{2}(t)\right\rangle_{T_{s}}$, Upon averaging the waveforms of Fig. 7.48 (b), one obtains

$$
\begin{align*}
& \left\langle l_{\mathrm{r}}(t)\right\rangle_{r_{s}}=d(t)\left\langle i_{\mathrm{z}}(t)\right\rangle_{T_{s}}  \tag{7.150}\\
& \left\langle v_{2}(t)\right\rangle_{T_{s}}=d(t)\left\langle v_{1}(t)\right\rangle_{T_{s}}
\end{align*}
$$

Perturbation and linearization of Eq. (7.150) then leads to

$$
\begin{align*}
& l_{1}+\hat{t}_{1}(t)=D\left(I_{2}+\hat{i}_{2}(t)\right]+I_{2} d(t)  \tag{7.151}\\
& V_{2}+\hat{v}_{2}(t)=D\left(V_{1}+\hat{v}_{1}(t)\right]+V_{1} \hat{d}(t)
\end{align*}
$$

An equivalent circuit corresponding to Eq. (7.151) is illustrated in Fig. 7.49(a). Replacement of the
(a)
 forms.
(a)

(b)


Fig. 7.49 Averaged switch modeling. buck convetter cxample: (a) de and small-signal ac averaged switch model; (b) Averaged circuit model of the buck converter obtained by replacement of the switch network by the averaged switch model.
(a)

(b)

(c)


Fig. 7.50 Three basic switch twetworks, and their CCM dc and small-signal ac averaged switch models: (a) the buck switch network, (b) the boost switch network, and (c) the general two-switch network.
switch network in Fig. 7.48(a) with the averaged switch nodel of Fig. 7.49(a) leads to the converter averaged circuit model of Fig. 7.49(b). The circuit model of Fig. 7.49(b) reveals that the switch network performs the functions of: (i) transformation of de and small-signal ac voltage and current levels according to the $1: D$ conversion ratio, and (ii) introduction of ac voltage and curtent variations into the converter circuit, driven by the control input $d(d)$. The model is easy to solve for both de conversion ratio and smallsignal frequency responses. It is identical to the model shown in Fig. 7.17(a).

The three basic switch network--the buck switch network, the boost switch network, and the gencral two-switch network-together with the corresponding averaged switch models are shown in Fig. 7.50. Averaged switch models can be refined to include conduction and switching losses. These models can then be used to predict the voltages, currents, and efficiencies of nonideal converters. Two examples of averaged switch models that include losses are described in Sections 7.4 .5 and 7.4 .6 .

### 7.4.5 Example: Averaged Switch Modeling of Conduction Losses

An averaged switch model can be refined to include switch conduction losses. Consider again the SEPIC of Fig. 7.37. Suppose that the transistor on-resistance is $R_{o n}$ and the diode forward voltage drop $V_{D}$ are approximately constant. In this example, all other conduction or switching losses are neglected. Our objective is to derive an averaged switch model that includes conduction losses caused by the voltage drops across $R_{o n}$ and $V_{D}$. Let us define the switch network as in Fig. 7.39(a). The wavetorms of the switch network terminal currents are the same as in Fig. 7.38 , but the voltage waveforms are affected by the voltage drops across $R_{u n}$ and $V_{D}$ as shown in Fig. 7.51. We select $i_{1}(t)$ and $v_{2}(t)$ as the switch network independent iuputs, as in Section 7.4.1. The average values of $v_{1}(t)$ and $v_{2}(t)$ can be found as follows:

$$
\begin{gather*}
\left\langle v_{1}(t)\right\rangle_{T_{s}}=d(t) R_{\mathrm{on}}\left(\left\langle i_{L 1}(t)\right\rangle_{T_{s}}+\left\langle i_{L 2}(t\rangle_{T_{s}}\right)+d^{\prime}(t)\left(\left\langle v_{C 1}(t)\right\rangle_{T_{s}}+\left\langle v_{C L}(t)\right\rangle_{T_{s}}+V_{D}\right)\right.  \tag{7.152}\\
\left\langle v_{2}(t)\right\rangle_{T_{s}}=d(t)\left(\left\langle v_{C 1}(t)\right\rangle_{T_{s}}+\left\langle v_{C_{2}(t)}\right\rangle_{T_{s}}-R_{o n}\left(\left\langle i_{L 1}(t)\right\rangle_{T_{s}}+\left\langle i_{L_{2}}(t\rangle_{T_{s}}\right)\right)+d(t)\left\{-v_{D}\right\}\right. \tag{7.153}
\end{gather*}
$$

Next, we proceed to eliminate $\left\langle i_{L_{1}}(t)\right\rangle_{T_{s}},\left\langle i_{I_{Z}}(t)\right\rangle_{T_{s}},\left\langle v_{C 1}(t)\right\rangle_{T_{T}}$, and $\left\langle v_{C_{2}}(t)\right\rangle_{T_{s}}$, to write the above equations in terms of the averaged independent terminal currents and voltages of the switch network. By combining Eqs. (7.152) and (7.153), we obtain:

$$
\begin{equation*}
\left\langle v_{c 1}(\theta)\right\rangle_{T_{s}}+\left\langle v_{C 2}(\theta)_{T_{s}}=\left\langle v_{1}(\theta)\right\rangle_{T_{s}}+\left\langle v_{2}(t)\right\rangle_{T_{s}}\right. \tag{7.154}
\end{equation*}
$$

Since the current waveforms are the same as in Fig. 7.38, Eq. (7.134) can be used here:

$$
\begin{equation*}
\left\langle i_{L_{1}}(t)\right\rangle_{T_{s}}+\left\langle i_{L_{2}}(0\rangle_{T_{s}}=\frac{\left\langle i_{1}(t)\right\rangle_{T_{s}}}{d(t)}\right. \tag{7.155}
\end{equation*}
$$




Fig. 7.51 The switch network teminal woltages $v_{1}(t)$ and $v_{2}(t)$ for the case when the transistor on-resistance is $R_{o n}$ and the diode forward voltage drop is $V_{D}$.


Fig. 7.52 Large-sigual averaged switch model for the general two-switch network of Fig. 7.50. This model includes conduction losses due to the transistor on-resistance $R_{\text {on }}$ and the diode forward voltage drop $V_{D}$.

Substitution of Eqs. (7.154) and (7.155) into Eq. (7.152) results int

$$
\begin{equation*}
\left\langle v_{1}(t)\right\rangle_{T_{s}}=R_{e r l}\left\langle i_{1}(f)\right\rangle_{T_{s}}+d^{\prime}(t)\left(\left\langle v_{1}(t)\right\rangle_{T_{s}}+\left\langle v_{2}(t)\right\rangle_{T_{s}}+v_{D}\right) \tag{7.156}
\end{equation*}
$$

Equation (7.156) can be soived for the voltage $\left\langle v_{1}(t)\right\rangle_{T_{s}}$ :

$$
\begin{equation*}
\left\langle v_{1}(t)\right\rangle_{T_{s}}=\frac{R_{o n}}{d(t)}\left\langle i_{1}(t)\right\rangle_{T_{s}}+\frac{d(t)}{d(t)}\left(\left\langle v_{2}(t)_{T_{s}}+V_{D}\right)\right. \tag{7.157}
\end{equation*}
$$

The expression for the averaged current $\left\langle i_{2}(t)\right\rangle_{T_{3}}$ is given by Eq. (7.137) derived in Section 7.4.2:

$$
\begin{equation*}
\left\langle i_{2}(t)\right\rangle_{T_{3}}=\frac{d(t)}{d(t)}\left\langle i_{1}(t)\right\rangle_{T_{3}} \tag{7.158}
\end{equation*}
$$

Equations (7.157) and (7.158) constitute the averaged terminal relations of the switch network. An equivalent circuit corresponding to these relationships is shown in Fig. 7.52. The generators that depend on the transistor duty cycle $d(t)$ are combined into an ideal transformer with the turns ratio $d^{\prime \prime}(t)$ : $d(t)$. This part of the model is the same as in the avcraged switch model derived earlier for the switch network with ideal switches. The elements $R_{e n} / d$ and $V_{D}$ model the conduction fosses in the switch network. This is a large-signal, nontinear model. If desited, this model can be perturbed and linearized in the usual manner, to obtain a small-signal ac switch model.

The model of Fig. 7.52 is also well suited for computer simulations. As an example of this application, consider the buck-boost converter in Fig 7.53(a). In this converter, the transistor on-resistance is $R_{o n}=50 \mathrm{~m} \Omega$, while the diode forward voltage drop is $V_{D}=0.8 \mathrm{~V}$. Resisior $R_{L}=100 \mathrm{~m} \Omega$ models the copper loss of the inductor. All other losses are neglected. Figure 7.53 (b) shows the averaged circuit model of the converter obtained by replacing the switch network with the averaged swith model of Fig. 7.52.

Let's investigate how the converter output voltage reaches its steady-state value, starting from zero initial conditions. A transient simulation can be used to generate converter waveforms duriag the start-up transient. It is instructive to compare the responses obtained by simulation of the converter switching circuil shown in Fig. 7.53(a) against the responses obtained by simulation of the averaged circuit model shown in Fig. 7.53(b). Details of how these simulations are performed can be found in Appendix B.1. Figure 7.54 shows the start-up transient waveforms of the inductor current and the output voltage. In the waveforms obtained by simulation of the averaged circuit model, the switching ripple is removed, but other features of the converter transient responses match very closely the responses
(a)

(b)


Fig, 7.53 Buck-boost converter example: (a) converter circuit; (b) averaged circuit model of the converter.
obtained from the switching circuit. Simulations of averaged circuit models can be used to predict converter steady-state and dynamic responses, as well as conventer losses and efficiency.

### 7.4.6 Example: Averaged Switch Modeling of Switching Losses

Switching losses can also be modeled via averaged switch modeling. As an example, consider again the CCM buck conventer of Fig. 7.48(a). Let us suppose that the transistor is ideal, and that the diode exhibits reverse recovery described in Section 4.3.2. The simplified switch waveforms are shown in Fig. 7.55. Initially, the diode conducts the inductor curnent and the transistor is in the off state. When the transistor turns on, a negative current flows through the diode so that the transistor curtent $i$, exceeds the inductor curent. The time it takes to remove the charge $Q_{r}$ stored within the diode is the reverse recovery time $t_{r}$.


Fig. 7.54 Waveforms obtained by simulation of the switching conventer circuit shown in Fig. 7.53(a) and by simulation of the averated circuit model of Fig. 7.53(b)


Fig, 7.55 Switch wavelorms, buck converter switching loss example.


Fig. 7.56 Large-signal averaged swith model for the buck converter switching toss example

It is assumed that the diode is "snappy," so that the voltage drop across the diode remains small during the reverse recovery time. After the diode reverse recovery is completed, the diode tunns off, and the voltage $v_{2}$ across the diode quickly jumps to the input voltage $v_{1}=v_{g}$. For this simple example, conduction losses and other switching losses are neglected.

Let us select $v_{1}(t)$ and $i_{2}(t)$ as the independent terminal variables of the two-port switch network, and derive expressions for the averaged dependent terminal waveforms $\left\langle i_{1}(t)\right\rangle_{T_{s}}$ and $\left\langle v_{2}(t)\right\rangle_{T_{s}}$. The average value of $i_{1}(t)$ is equal to the area under the $i_{1}(t)$ waveform, diviled by the switching period $T_{y^{\prime}}$ :

$$
\begin{align*}
\left\langle i_{1}(t)\right\rangle_{T_{s}} & =\frac{1}{T_{s}} \int_{(G}^{T_{s}} i_{1}(t) d t=\frac{1}{T_{s}}\left(Q_{r}+t\left\langle t_{r}(t)\right\rangle_{T_{s}}+d T_{s}\left\langle i_{2}(t)\right\rangle_{T_{s}}\right)  \tag{7.159}\\
& =\frac{Q_{r}}{T_{s}}+\frac{i_{r}}{T_{s}}\left\langle i_{2}(t)\right\rangle_{T_{s}}+d\left\langle i_{s}(t)\right\rangle_{T_{s}}
\end{align*}
$$

The quantity $d(t)$ is the effective transistor duty cycle, defined in Fig. 7.55 as the transistor on-time minus the reverse rccovery time, divided by the switching period. The average value of $v_{2}(t)$ is equal to:

$$
\begin{equation*}
\left\langle v_{2}(t)_{T_{s}}=d\left\langle v_{1}(t)\right)_{T_{i}}\right. \tag{7.160}
\end{equation*}
$$

Equations (7.159) and (7.160) constitute the averaged terminal relations of the switch network. An equivalent circuit corresponding to these relationships is constructed in Fig. 7.56. The generators that depend on the cffective transistor duty cycle $d(t)$ are combined into an ideal transformer. To complete the model, the recovered charge $Q_{r}$ and the reverse recovery time $t_{r}$ can be expressed as functions of the current $\left\langle i_{2}(b\rangle_{T_{s}}\right.$ [20]. This is a large-signal averaged switch model, which accounts for the switching loss of the idealized waveforms of Fig. 7.55. If desired, this model can be perturbed and linearized in the usual manner, to obtain a small-signal ac switch model.

The model of Fig. 7.56 has the following physical interpretation. The transistor operates with the effective duty cycle $d(t)$. This is the turns ratio of the ideal de transformer, which models the firstorder switch property of lossless transfer of power from the switch input to the switch output port. The additional cument generalors model the switehing loss. Note that both generators consume power. The total switching loss is:

$$
\begin{equation*}
P_{s w}=\left\langle v_{1}(t)\right\rangle_{T_{s}}\left(\frac{Q_{r}}{T_{s}}+\frac{\tau_{r}}{T_{s}}\left\langle i_{z}(t)\right\rangle_{T_{s}}\right) \tag{7.161}
\end{equation*}
$$

These generators also correctly model how the switching loss incteases the average switch input current.


Fig. 7.57 Dc equivalent circuit model, tuck converter switching loss example.

By inserting the switch model of Fig. 7.56 into the original converter circuit of Fig. 7.48(a), and by letting all waveforms be equal to their quiescent values, we obtain the steady-state model of Fig. 7.57. This model predicts that the steady-state output voltage is:

$$
\begin{equation*}
V=D V_{s} \tag{7.162}
\end{equation*}
$$

To find the efficiency, we must compute the average input and output powers. The converter input power is

$$
\begin{equation*}
P_{i n}=V_{k} I_{1}=V_{k}\left(\frac{Q_{v}}{T_{s}}+\frac{t_{T}}{T_{s}} I_{2}+D I_{2}\right) \tag{7.163}
\end{equation*}
$$

The average output power is

$$
\begin{equation*}
P_{\text {oul }}=V I_{2}=D V_{x} l_{2} \tag{7.164}
\end{equation*}
$$

Hence the converter efficiency is

$$
\begin{equation*}
\eta=\frac{P_{\text {out }}}{P_{i m}}=\frac{1}{1+\frac{Q_{r}}{D T_{s} I}+\frac{i_{r}}{D T_{s}}} \tag{7.165}
\end{equation*}
$$

Beware, the efficiency is not simply equal to $\mathrm{WFOV}_{\mathrm{g}^{\prime}}$

### 7.5 THE CANONICAL CIRCUIT MODEL

Having discussed several methods for deriving the ac equivalent circuit models of switching converters, let us now pause to interpret the resulls. All PWM CCM de-de conventers perform similar basic functions. First, they transform the voltage and canent levels, idcally with $100 \%$ efficiency. Second, they contain low-pass filtering of the waveforms. While necessary to temove the high-frequency switching ripple, this fiftering also influences low-frequency voltage and current variations. Third, the converter waveforms can be controlled by variation of the duty cycle.

We expect that converters having similar plysical properties should have quabiatively similar equivalent circuit models. Hence, we can define a canonical circhit model that correctly accounts for all
of these basic properties [1-3]. The ac equivalent circuit of any CCM PWM do-dc converter can be manipulated itto this canonical form. This allows us to extract physical insight, and to compare the ac properties of converters. The canonical model is used in several later chapters, where it is desired to analyze converter phenomena in a general manner, without reference to a specific converter. So the canonical model allows us to define and discuss the plysical ac properties of converters.

In this section, the canonical circuil model is developed, based on physical arguments. An example is given which illustrates how to manipulate a converter equivalent circuit into canonical form. Finally, the parameters of the canonical model are tabulated for several basic ideal converters.

### 7.5.1 Development of the Canonical Circuit Model

The physical elements of the canonical circuit model are collected, one at a time, in Fig. 7.58 . The converter contains a power input port $v_{g}(t)$ and a control input port $d(l)$, as well as a power output port and load having voltage $v(t)$. As discussed in Chapter 3, the basic function of any CCM PWM dc-dc converter is the conversion of de voltage and current levels, ideally with $100 \%$ efficiency. As illustrated in Fig. $7.58(\mathrm{a})$, we have modeled this property with an ideal de transformer, having effective turns ratio I $M(D)$ where $M$ is the conversion ratio. This conversion ratio is a function of the quiescent duty cycle $D$. As discussed in Chapter 3, this model can be refined, if desired, by addition of resistors and other elements that model the converter losses.

Slow variations $v_{g}(t)$ in the power input induce ac variations $v(t)$ in the converter output voltage. As illustrated in Fig. 7.58 (b), we expect these variations also to be transformed by the conversion ratio $M(D)$.

The converter must also contain reactive elements that filter the switching harmonics and transfer energy between the power input and power output ports. Since it is desired that the output switching ripple be small, the reactive elements should comprise a low-pass filter having a cutoff frequency well below the switching frequency. This low-pass characteristic also affects how ac line voltage variations influence the ontput voltage. So the model should contain an effective low-pass filter as illustrated in Fig. $7.58($ c) . This figure predics that the time-to-output transfer function is

$$
\begin{equation*}
G_{\mathrm{v}}(s)=\frac{\mathrm{M}(s)}{\hat{\mathrm{p}}_{\mathrm{g}}(s)}=M(D) H_{\mathrm{v}}(s) \tag{7.166}
\end{equation*}
$$

where $H_{e}(s)$ is the transfer function of the effective low-pass filter loaded by resistance $R$. When the load is nonlinear, $R$ is the incremental load resistance, evaluated at the quiescent operating point. The effective filter also inffuences other properties of the converter, such as the small-signal input and output impedances. It should be noted that the elemental values in the effective low-pass filter do not necessarily coincide with the physical element values in the converter. In general, the element values, transfer function, and terminal impedances of the effective low-pass filter can vary with quiescent operating point. Examples are given in the following subsections.

Control input variations, specifically, duty cycle variations $\hat{d}(t)$, also induce ac variations in the converter voltages and currents. Hence, the model should contain voltage and current sources driven by $\hat{d}(t)$. In the examples of the previous section, we have seen that both voltage sources and current sources appear, which are distributed around the circuit model. It is possible to manipulate the motel such that all of the $\hat{d}(t)$ sources are pushed to the input side of the equivalent circuit. In the process, the sources may become frequency-dependent; an example is given in the next subsection. In general, the sources can be combined into a single voltage source $e(s) \hat{d}(s)$ and a single curtent source $j(s) d(s)$ as shown in


Fig. 7.58 Development of the canonical circuit model, based on physical arguments: (a) de transformer model, (b) inclusion of ac variations, (c) reactive elements introduce effective low-pass filter, (d) inclusion of ac duty cycle variations.

Fig. 7.58 (d). This model predicts that the small-signal control-to-output transfer function is

$$
\begin{equation*}
G_{\mathrm{wf}}(s)=\frac{\tilde{v}(s)}{\vec{d}(s)}=e(s) M(D) H_{\rho}(s) \tag{7.167}
\end{equation*}
$$

This transfer function is found by setting the $\hat{\theta}_{g}(s)$ variations to zero, and solving for the dependence of $\hat{v}(s)$ on $\hat{d}(s)$. Figure $7.58(\mathrm{~d})$ is the complete canonical circuit, which can model any PWM CCM de-de converter.

### 7.5.2 Example: Manipulation of the Buck-Boost Converter Model into Canonical Form

To illustrate the steps in the derivation of the canonical circuit model, let us manipulate the equivalent circuit of the buck-boost converter into canonical form. A small-signal ac equivalent circuit for the buckboost converter is derived in Section 7.2. The result, Fig. 7.16(b), is reproduced in Fig. 7.59. To manipulate this network into canonical form, it is necessary to push all of the independent $d(t)$ generators to the left, while pushing the inductor to the right and combining the transformers.

The $\left(V_{g}-V\right) \hat{d}(t)$ voltage source is in series with the inductor, and hence the positions of these two elements can be interchanged. In Fig. 7.60(a), the voltage source is placed on the primary side of the $1: D$ tdeal transformer; this requires dividing by the effective turns ratio $D$. The output-side $/ \hat{d}(t)$ current source has also been moved to the primary side of the $D^{\prime}: 1$ transformer. This requires multiplying by the tums ratio $/ / D^{\prime}$. The polarity is also reversed, in accordance with the polarities of the $D^{\prime}: 1$ transformer windings.

Next, we need to move the $I \hat{d}(t) / D$ current source to the left of the inductor. This can be done using the artifice illustrated in Fig. 7.60(b). The ground connection of the current source is broken, and the source is connected to node $A$ instead. A second, identical, current source is connected from node $A$ to ground. The second source causes the current flowing into node $A$ to be unchanged, such that the node equations of Figs. 7.60 (a) and 7.60 (b) are identical.

In Fig. $7.60(\mathrm{c})$, the parallel combination of the inductor and current source is converted into Thevenin equivalent form. The series combination of an inductor and voltage source are obtained.

In Fig. $7.60(\mathrm{~d})$, the $/ \hat{l}(t) / D$ current source is pushed to the primary side of the 1:D transformer. The magnitude of the current source is multiplied by the turns ratio $D$. In addition, the current source is pushed through the $\left(V_{g}-V\right) d(i) / D$ woltage sounce, using the previously described artifice. The ground conncction of the source is moved to node $B$, and an jdentical source is comected from node $B$ to ground such that the circuit node equations are unchanged


Fig. 7.59 Small-signal ac model of the buck-boost converter, before manipulation into canonical form.
(a) $\frac{V_{s}-V}{D} \hat{d}$


Fig. 7.60 Steps in the manipulation of the buck-boost ac modet into canonical form.


Fig. 7.61 The buck-boost converter model, in canonical form.

Figure 7.61 is the final form of the model. The inductor is moved to the secondary side of the $D: 1$ transformer, by multiplying by the square of the lums ratio as shown. The $s L d(t) / D^{\prime}$ voltage source is moved to the primary side of the $1: D$ transformer, by dividing by the turns ratio $D$. The voltage and curent sources are combined as shown, and the two transformers are combined into a single $D^{\prime}: D$ transformer. The circuit is now in canonical form.

It can be seen that the inductance of the cffective low-pass tilter is not simply equal to the physical inductor value $L$, but rather is equal to $L / D^{2}$. At different quiescent operating points, with different values of $D^{\prime}$, the value of the effective inductance will change. In consequence, the transfer function, inpul impedance, and output imperiance of the effective low-pass filter will also vary with quiescent operating point. The reason for this variation is the transformation of the inductance value by the effective $D^{\prime}: 1$ transformer.

It can also be seen from Fig. 7.61 that the coefficient of the $\hat{d}(t)$ voltage generator is

$$
\begin{equation*}
\varepsilon(s)=\frac{V}{s}-V \tag{7.168}
\end{equation*}
$$

This expression can be simplified by substitution of the de relationships (7.29). The result is

$$
\begin{equation*}
c(s)=-\frac{V}{D^{2}}\left(1-s-\frac{D L}{D^{1} R}\right) \tag{7.169}
\end{equation*}
$$

When we pushed the output-side $/ \vec{d}(t)$ current source through the inductor, we obtained a voltage source having a frequency dependence. In consequence, the $e(s) d$ volage generator is frequency-dependent.

### 7.5.3 Canonical Circuit Parameter Values for Some Common Converters

For ideal CCM PWM de-de converters containing a single inductor and capacitor, the effective low-pass filter of the canonical model should contain a single inductor and a single capacitor. The canonical model then reduces to the circuit of Fig. 7.62. It is assumed that the capacitor is connected directly across the load. The parameter values for the basic buck, boost, and buck-boost converters are collected in Table 7.1. Again, it should be pointed out that the effective inductance $L_{e}$ depends not only on the physical


Fig. 7.62 The canonical model, for ideal CCM converters containing a single inductor and capacitor.

Table 7.1 Canonical modet parameters for the ideal buck, boost and buck-boost convetters

| Converter | $M(D)$ | $L_{\varepsilon}$ | $e(s)$ | jts) |
| :---: | :---: | :---: | :---: | :---: |
| Buck | $D$ | $L$ | $\frac{\nu}{D^{2}}$ | $\frac{V}{R}$ |
| Boost | $\frac{1}{D}$ | $\frac{L}{D^{2}}$ | $v\left(1-\frac{\alpha L}{D^{2} R}\right)$ | $\frac{V}{D^{\prime 2} R}$ |
| Buck-boost | $-\frac{D}{D^{i}}$ | $\frac{L}{D^{2}}$ | $-\frac{V}{D^{2}}\left(1-\frac{w D I_{2}}{D^{\prime 2} R}\right)$ | $--\frac{V}{D^{2}}-\frac{1}{R}$ |

inductor value $L$, but also on the quiescent duty cycle $D$. Furthemore, the current flowing in the effective inductance $L_{t}$ does not in general coincide with the physical inductor current $I+\hat{i}(t)$.

The model of Fig. 7.62 can be sotved using conventional linear circuit analysis, to find quantities of interest such as the converter transfer functions, input impedance, and output impedance. Transformer isolated versions of the buck, boost, and buck-boost converters, such as the full bridge, forward, and flyback converters, can also be moteled using the equivalent circuit of Fig. 7.62 and the parameters of Table 7.1, provided that one correctly accounts for the transformer turns ratio.

### 7.6 MODELING THE PULSE-WIDTH MODULATOR

We have now achieved the goal, stated at the beginning of this chapter, of deriving a useful equivalent circuit model for the switching converter in Fig. 7.1. One detail remains: modeling the pulse-width modwhat The pulse-widh modulator block shown in Fig. 7.1 produces a logic signal $\delta(t)$ that commands the converter power transistor to switch on and off. The logic signal $\delta(t)$ is periodic, with frequency $f_{s}$ and duty cycle $d(t)$. The input to the pulse-width modulator is an analog control signal $v_{i}(t)$. The function of the pulse-width modulator is to produce a duty cycle $d(b)$ that is proportional to the analog control volt-


Fig. 7.63 A simple pulse-width modulator circuit.
age $v_{c}(t)$
A schematic diagram of a simple pulse-width modulator circuit is given in Fig. 7.63. A sawtooth wave generator produces the voltage waveform $v_{\text {serw }}(1)$ illustrated in Fig. 7.64. The peak-to-peak amplitude of this waveform is $V_{M}$. The converter swithing frequency $f_{s}$ is determined by and equal to the frequency of $v_{\text {saw }}(t)$. An analog comparator compares the analog control voltage $v_{c}(t)$ to $v_{\text {sat }}(t)$. This comparator produces a logic-level output which is high whenever $v_{c}(t)$ is greater than $v_{\text {saw }}(t)$ and is otherwise low. Typical waveforms are illustrated in Fig. 7.64.

If the sawtooth waveform $v_{\text {iom }}(t)$ has minimum value zero, then the duly cycle will be zero whenever $v_{c}(t)$ is less that or equal to zero. The duty cycle will be $D=1$ whenever $v_{c}(t)$ is greater than or equal to $V_{M}$. If, over a given switching period, $v_{\text {save }}(t)$ varies linearly with $t$, then for $0 \leq v_{c}(t) \leq V_{M}$ the duty cycle $d$ will be a linear function of $v_{c}$. Hence, we can write

$$
\begin{equation*}
d(t)=\frac{v_{C}(t)}{V_{M}} \quad \text { for } 0 \leq v_{C}(t) \leq V_{M} \tag{7.170}
\end{equation*}
$$



Fig. 7.64 Waveforms of the circuit of Fig. 7.63.


Fig. 7.65 Pulse-width modulator block diagram.

This equation is the input-output characteristic of the pulse-width modulator [2,11].
To he consistent with the perturbed-and-linearized converter models of the previons sections, we can perturb Eq. (7.170). Let

$$
\begin{align*}
& v_{c}(t)=V_{c}+\hat{i}_{c}(t)  \tag{7.171}\\
& d(t)=D+d(t)
\end{align*}
$$

Insertion of Eq. (7.171) into Eq. (7.170) leads to

$$
\begin{equation*}
D+d(t)=\frac{V_{c}+\hat{v}_{c}(t)}{V_{m}} \tag{7.172}
\end{equation*}
$$

A block diagram representing Eq. (7.172) is illustrated in Fig. 7.65. The pulse-width modulator has linear gain $1 / V_{M}$. By equating like terms on both sides of Eq. (7.172), one obtains

$$
\begin{array}{r}
\quad D=\frac{V_{c}}{V_{M}}  \tag{7.173}\\
\hat{d}(t)=\frac{V_{c}(t)}{V_{M}}
\end{array}
$$

So the quiescent valuc of the duty cycle is determined in practice by $V_{c}$.
The pulse-widh modulator model of Fig. 7.65 is sufficiently accurate for nearly all applications. However, it should be pointed out that pulse-width modulators also introduce sampling of the waveform. Although the analog input signal $v_{c}(t)$ is a continuous function of time, there can be only one discrete value of the duty cycle during every switching period. Therefore, the pulse-width modulator samples the waveform, with sampling rate equal to the switching frequency $f_{5}$. Hence, a more accurate modulator block diagram is as in Fig. 7.66 [10]. In practice, this sampling restricts the useful frequencies of the ac variations to vaiues much less than the switching frequency. The designer must ensure that the bandwidth of the control system be sufficiently less than the Nyquist rate $f_{s} / 2$.

Significant high-frequency variations in the control signal $v_{c}(t)$ can also alter the behavior of the pulse-width modulator. A common example is when $v_{d}(t)$ contains switching ripple, introduced by the feedback loop. This phenomenon has been analyzed by several authors [10,19], and effects of inductor curtent ripple on the transfer functions of current-programmed converters are investigated in Chapter 12. But it is generally best to avoid the case where $v_{c}(t)$ contains significant components at the switching frequency or higher, since the pulse-widih modulators of such systems exhibit poor noise immunity.


Fig. 7.66 A more accurate pulse-width modulator model, including sampling.

### 7.7 SUMMARY OF KEY POINTS

1. The $C C M$ converter analytical techniques of Chapters 2 and 3 can be extended to predict converter ac behavior. The key step is to average the converter wavefoms over one switching period. This removes the switching harmonics, thereby exposing directly the desired de and low-frequency ac components of the waveforms. In particular, expressions for the averaged inductor voltages, capacitor currents, and converter input cerrent are usually fonnd.
2. Since switching converters are nonlinear systems, it is desirable to construct small-signal linearized models. This is accomplished by perturbing and linearizing the averaged model about a quiescent operating point.
3. Ac equivalen circuits can be constructed, in the same manner used in Chapter 3 to construct de equivalent circuits. If desired, the ac equiwalent circuits may be refined to account for the effects of converter losses and other nonidealitics.
4. The state-space averaging method of Section 7.3 is essentially the same as the basic approach of Section 7.2 , except that the formality of the state-space network description is used. The general results are listed in Section 7.3.2.
5. The circuit averaging technique also yields equivalent results, but the derivation imvolves manipulation of circuits rather than equations. Switching clements are replaced by dependent voltage and current sources, whose waveforms are defined to be identical to the switch waveforms of the actual circuit. This leads to a circuit having a time-itvariant opology. The waveforms arc then averaged to remove the switching ripple, and perturbed and linearized about a quiencent operating point to obtain a small-signal model.
6. When the switches are the only time-varying elements in the converter, then circuit averaging affects only the switch network. The corverter model can then be derived by simply replacing the switch network with its averaged nodel. Dc and small-signal ac models of severai common CCM switch networks are listed in Section 7.4.4. Conduction and switching losses can also be modeled using this approach.
7. The canonical circait describes the basic properties shared by all dc-dc PWM converters operating in the continuous conduction mode. At the heart of the model is the ideal $1: M(D)$ transformer, introduced in Chapter 3 to represent the basic dic-de conversion tunction, and generalized here to ituclude ac variations. The converter reactive elements introduce an effective low-palss filter into the otwork. The model also includes independent sources that represent die effect of duty cycle variations. The parameter values in the canonical models of several basic converters are tabulated for easy relerence.
8. The conventional pulse-width modulator circuit has linear gain, dependent on the slope of the sawtooth wavetorm, or equivalently on its peak-to-peak magnitude.

## References

[1] R. D. Midolebrook and Sloboman Cok, "A Gcnetal Unified Approach to Modeling Switching-Converter Power Slages," International Joumat of Electronics, Vol. 42, No. 6, pp. 521-550, June 1977.
[2] Slobodan Cuk, "Modeling, Analysis, and Design of Switching Converters," Ph.D. thesis, California Institute of Technology, November 1976.
[3] R. D. Middlegrook and Slobodan Ćuk, "Modeling and Analysis Methods for De-to-De Switching Converters," Proceedings of the IEEE intemational Semiconductor Power Converter Conference, 1977 Record, pp. 90-111, March 1977. Reprinted in Advances in Switched-Mode Power Comersion, Vol. 1, Irvine: Teslaco, 1983.
[4] G. W. Wester and R. D. Midolebrook, "Low-Frequency Characterization of Switched Dc-Dc Conventers." IEEE Transactions an Aerospace and Electromic Systems, Vol. AES-9, pp. 376-385, May 1973.
[5] Daniec M. Mitchell, De-Dc Switching Regudator Analysis, New York: MeGraw-Hill. 1988.
[6] Seth R. Sanders and Glorge C. Vlegese, "Synthesis of Averaged Circuit Models for Switched Power Converters," IEEE Transactions on Circaits and Systens, Vol. 38, No. 8, pp. 905-915, August 1991.
[7] P. T. Krein, J. Bentsman, R. M. Bass, and B. C. Lesieutre, "On the Use of Averaging for the Analysis of Power Electronic Systems." IEEE Trantactions on Power Electronics, Vol. 5, No. 2, pp. 182-190, Apri] 1990.
[8] B, LEHMAN and R. M. BASs, "Switching Frequency Dependent Averaged Models for PWM DC-DC Converters," IEEE Transactions on Power Electronics. Vol. I 1. No. 1, pp. 89-98. January 1996.
[9] R. M. Bass and J. Sun, "Averaging Under Large-Ripple Conditions," IEEE Power Electronics Specialists Couference, 1998 Record, pp. 630-632, May 1998.
\{l0\} Arthur R. Brown and R. D. Midolebrook, "Sampled-Data Modeling of Switching Regulators," /EEE Power Electronics Spectatists Conference, 1981 Record, pp. 349-369, June 1981.
[11] R. D. Midolebrook, "Predicting Modulator Phase Lag in PWM Converter Feedback Loops," Proceedings of the Eighth National Solid-Siate Power Conversion Conference (Powercon \$), April 1981.
[12] A. Kislovski, R. Redl, AND N. Sokal, Dynamic Analysis of Switching-Mode DC/DC Converters, New York: Van Nostrand Reinhold, 1994.
[13] R. Tymerski and V. Vorperian, "Geueration, Classification and Analysis of Switehed-Mode DC-to-DC Conwerters by the Use of Converter CelIs," Proceedings of the 1986 International Telecommunications Energy Conference (INTELEC 86). pp. 181-195, October 1986.
[14] V. Vorperlan, R. Tymerski, and E. C. Lee, "Equivalent Circuil Models for Resonant and PWM Switches," lEEE Transactions on Power Electronics, Vol. 4, No. 2, pp. 205-214, April 1989.
[15] V. Voryerlan. "Simplified Analysis of PWM Converters Using the Model of the PWM Switch: Parts I and LL." /EEE Transactions on Aerospace and Electronic Systems, Vol. AES-26, Pp. 490-505, May 1990.
[16] S. Freeland and R. D. Mididebrook, "A Unified Analysis of Converters with Resonant Switches," IEEE Power Elecrronic: Specialists Conference, 1987 Record, pp. $20-30$.
[17] AkThur Witulski and Robert Erickson, "Extension of State-Space Averaging to Resonant Switches —and Beyond," IEEE Transactions on Power Electronics, Vol. 5, No. 1, pp 98-109, Jamary 1990.
[18] D. MAKSIMOvic and S. Cuk, "A Unified Analysis of PWM Converters in Discontinuous Modes," IEEE Transactions on Power Electronios, Vol. 6, No. 3, pp. 476-490, July 1991.
[19] D. J. Shorlt and F. C. Lee, "Extensions of the Discrete-Ayerage Models for Converter Power Stages," IEEE Power Electronics Specialists Conference, 1983 Record, pp. 23-37, June 1983.
[20] O. Al-Naseem and R.W. Erickson, "Prediction of Switching Loss Variations by Averaged Switch Modeling," IEEE Applied Power Electronics Conference, 2000 Record, pp, 242-248. February 2000.

## Probiems

7.1 An ideal boost converter operates in the continuous conduction mode.
(a) Detemine the nonlinear aweraged equations of this conwerter
(b) Now construct a small-signal ac model. Let

$$
\begin{aligned}
\left\langle v_{g}(t)\right\rangle_{T_{s}} & =v_{g}+\hat{v}_{g}(t) \\
d(t) & =D+\hat{d}(t) \\
\langle(t)\rangle_{T_{s}} & =I+\hat{f}(t) \\
\langle v(t)\rangle_{T_{s}} & =v+\hat{v}(t)
\end{aligned}
$$

where $V_{g}, D, I$, and $V$ are steady-state de values; $\hat{v}_{g}(t)$ and $d(t)$ are small ac variations in the power and control inputs; and $f(t)$ and $\hat{v}(t)$ are the resulting small ac variations in the inductor current and output voltage, respectively. Show that the following model results:

Large-signal de components

$$
\begin{aligned}
& 0=-D^{\prime} V+V_{s} \\
& 0=D^{\prime} I-\frac{V}{R}
\end{aligned}
$$

Small-signal ac components

$$
\begin{aligned}
& L \frac{d \hat{f}(t)}{d t}=-D^{\prime} \hat{v}(t)+V d(t)+\hat{v}_{h}(t) \\
& C \frac{d \hat{f}(t)}{d t}=D^{\prime} \hat{t}(t)-I \hat{d}(t)-\frac{p(t)}{R}
\end{aligned}
$$

7.2 Construct an equivalent circuit that corresponds to the boost converter small-signal ac equations derived in Probleno 7.1(b).
7.3 Manipulate your boost converter equivalent circuit of Problem 7.2 into canonical form. Explain each step in your derivation. Verify that the elenents in your canonical model agree with Table 7.1.
7.4 The ideal current-fed bridge converter of Fig. 2.31 operates in the continuous conduction mode.
(a) Determine the nonlinear averaged equations of this converter.
(b) Perturb and linearize these equations, to determine the small-signal ac equations of the converter.


Fig. 7.67 Inverse SEPIC, Problem 7.7.
(c) Construct a small-signal ac equivalent circuil model for this converter.
7.5 Construct a complete small-signal ac equivalent circuit model for the tlyback converter shown in Fig. 7.18, operating in continuous conduction mode. The transformer contains magnetizing inductance $L$, referred to the primary. In addition, the transformer exhibits significant core loss, which can be modeled by a resistor $R_{C}$ in patallel with the primary winding. All other elements are ideal. You may use any valid method to solve this problem. Your model should correctly predict variations in is ( $n$ ).
7.6 Modeling the Cuk converter. You may use any vald method to solve this problem.
(a) Derive the smali-signal dynamic equations that model the idcal Cuk converter.
(b) Construct a complere small-signal equivalent citcuil model for the Cuk conventer.
7.7 Modeling the inverse-SEPIC. You may use any yalid method to solve this problem.
(a) Derive the small-signal dynamic equarions that model the converter shown it Fig. 7.67.
(b) Construct a complete small-signal cquivalent circuit model for the inverse-SEPIC.
7.8 Consider the nonideal buck converter of Fig. 7.68. The mput voltage source $v_{q}(t)$ has internal resistance $R_{g^{*}}$ Other component nonidealities may be neglected.
(a) Using the state-space averaging method, determine the small-signal ac equations that describe variations in $i$, 4 , and $i_{3}$, which occur owing to variations in the transistor duty cycle $d$ and input voltage $v_{k}$.
(b) Construct an ac cquivalent circuil model corresponding to your equations of patt (a).
(c) Solve your model to detemmine an expression for the small-signal control-to-output transfer function.


Fig. 7.68 Nonideal buck converter, Problem 7.8.
7.9 Use the circuit-averaging technique to derive the de and smail-signal ace equivalent circuit of the buck converter with input filter, illustrated in Fig. 2.32. All elements are ideal,
(a)

(b)


Fig. 7.69 Bridge inverler, Problem 7, II: (a) circuit, (b) large-signal averaged model.
7.10 A Dyback converter operater in the continuous conduction mode. The MOSFET switch has on-resiscatice $R_{o n}$, and the secondary-side diode has a constant forward voltage drop $V_{D}$. The flyback transformer has primary winding resistance $R_{p}$ and secondary winding resistance $R_{s}$
(a) Derive the small-signal ac equations for this converter.
(b) Derive a complete small-signal ac equivalent circuit model, which is valid in the continuous conduction mode and which correctly models the above losses, as well as the converter input and outpur ports.
7.11 Circuit averaging of the bridge inverter circuit of Fig. 7.69(a).
(a) Show that the converter of Fig. $7.69($ a) can be written in the electrically identical form shown in Fig. 7.69 (b). Sketch the wavetorms $i_{1}(t)$ and $v_{1}(t)$.
(b) Use the circuit-averaging method to derive a large-signal averaged model for this converter,
(c) Perturb and linearize your circuit model of part (b), to obtain a single equivalent circuit that models de and small-signal ac signals in the bridge inverter.

Use the circuit averaging method to derive an equivalent circuit that models de and small-signal ac signals in the buck-boost converter. You may assume that the comerter operates in the continuous conduction mode, and that all elements are ideal
(a) Give a time-invariant elcerrically identical circuit, in which the switching elements are replaced by equivalent voltage and current sources. Define the waveforms of the sources.
(b) Derive a large-signal averaged model for this converter
(c) Perturb and lineatize your circuit model of part (b), to obtain a single equivalent circuit that models dc and smali-signal ac signals in the buck-boost converter.
7.13 The two-output flyback converter of Fig. $7.70(\mathrm{a})$ operates in the continuous conduction mode. It may be assumed that the converter is lossless.
(a) Denve a small-signal ac equivalent circuil for this converter.
(b) Show that the small-signal ac equivalent circuit for this two-output convetter can be written in the generalized canonical form of Fig. 7.70(b). Give analytical expressions for the generators $e(s)$ and $j(s)$.

A pulse-width modulator circuit is constructed in which the sawtooth-wave generator is replaced by a triangle-wave generator, as illustrated in Fig. 7.7 (a). The triangle waveform is illustrated in Fig. 7.71 (b).
(a)

(b)


Fig. 7.70 Two-output flyback converter, Ptoblem 7.13: (a) comverter circuit, (b) small-signal ac equivalent circuit.

Fig. 7.71 Pulsc-width modulator, Problem 7.14.
(a)

(b)

7.17 Use the averaged switch modeling technique to derive a do and ac equivalent circuit model for the fyback converter of Fig. 7.18. You can neglect all losses and the transformer leakage inductances.
(a) Define a switel network containing the transistor $Q_{1}$ and the diode $D_{1}$ as in Fig. 7 . 39 (a). Derjve a large-signal averaged switch model of the switch detwork. The model should account for the transformer tums ratio m .
(b) Perturb and linearize the model you derived in part (a) to obtain the de and ac small-signal averaged switch model. Verify that for $h=1$ your model reduces to the model shown in Fig. 7.39(d).
(c) Using the averaged switch model you derived ith part (b), sketch a complete dc and small-signal ac model of the flyback converter. Solve the model for the steady-state conversion ratio $M(D)=$ $W V_{B}$.
(d) The averaged switch models you derived in parts (a) and (b) could be used in other converters having an isolation tratsformer Which ones?
7.18 In the flyback converter of Fig. 7.18, the transistor on-resistance is $R_{\text {on }}$, and the diode forward voltage drop is $V_{D}$. Other losses and the transformer leakage inductances can be neglected. Derive a de and smail-signal ac averaged swich model for the switch network containing the transistor $Q_{1}$ and the diode $D_{1}$. The model should account for the on-resistance $R_{\mathrm{cm}}$, the diode forward voltage drop $V_{D}$, and the trathsformer turns ralio it.
7.19 In the boost converter of Fig. 7.72(a), the $v_{1}(t)$ and $i_{2}(t)$ wavefoums of Fig. 7.72(b) are observed. During the cransistor furn-on transition, a reverse curent flows through the diode which removes the diode stored charge. As illustrated in Fig. 7.72(b), the reverse current spike has arca $-Q_{r}$ and duration $t_{r}$. The inductor winding has resistance $R_{L}$. You may neglect all losses other than the switching loss due to the diode stored charge and the conduction loss due to the inductor winding resistance.
(a) Denive an averaged switch model for the boost switch network in Fig. 7.72(a).
(b) Use your result of part (a) to sketch a dc equivalent circuit model for the boost converter.
(c) The diode stored charge can be expressed as a function of the current $I_{1}$ as:

$$
Q_{r}=k_{p^{2}} \sqrt{I_{j}}
$$

While the reverse recovery time $t_{r}$ is approximately constant. Given $V_{g}=100 \mathrm{~V}, D=0.5, f_{s}=100 \mathrm{kHz}$, $k_{q}=100 \mathrm{nC} / A^{1 / 2}, t_{r}=100 \mathrm{~ns}, R_{L}=0.1 \Omega$, use a de sweep simulation to plot the converter efficiency as a function of the load current $I_{\text {LOAD }}$ in the range:

$$
1 \mathrm{~A} \leq 1_{L O A D} \leq 10 \mathrm{~A}
$$

(a)

(b)


Fig. 7.72 Boost converter and waveforms illustating reverse recovery of the diode. Averaged switch modeling in this converter is addressed in Problem 7.19.

## 8

## Converter Transfer Functions

The engineering design process is comprised of several major steps:

1. Specifications and other design goals ate defined.
2. A circuit ir proposed. This is a creative process that draws on the physical insight and experience of the engineer.
3. The circuit is modeled. The converter power stage is modeled as described in Chapter 7. Components and other portions of the system ate modeled as appropriate, often with vendor-supplied data.
4. Design-oriented aralysis of the circuit is performed. This involves development of equations that allow element values to be chosen such that specifications and design goals are met. In addition, it may be necessary for the ergineer to gain additional understanding and physical insight into the circuit behavior, so that the design can be improved by adding elements to the circuit or by changing circuil connections.
5. Modet verification. Predictions of the model are compared to a laboratory prototype, under nominal operating conditions. The model is refined as necessary, so that the model predictions agree with laboratory measurements.
6. Worst-case anolysis (or other reliability and production yield analysis) of the circuit is performed. This involves quantitative evaluation of the model performance, to judge whether specifications are met under all conditions. Computer simulation is well-suiled to this task.
7. Iteration. The above steps are repeated to improve the design until the worst-case behavior meets specifications, or until the reliability and production yield are acceptably high.

This chapter covers technigues of design-oriented analysis, measurement of experimental transfer functions, and computer simulation, as needed in steps 4,5 , and 6 .

Sections 8.1 to 8.3 discuss techniques for analysis and construction of the Bode plots of the converter transfer functions, imput impedance, and oulput impedance predicted by the equivalent circuit


Fig. 8.1 Small-signal equivalent circuit model of the buck-boost converter, as derived in Chapter 7.
models of Chapter 7. For example, the small-signal equivalent circuit model of the buck-boost converter is illustrated in Fig. 7.17(c). This model is reproduced in Fig. 8.1, with the important inputs and terminal impedances identified. The line-to-output transfer function $G_{v g}(s)$ is found by setting duty cycle vatiations $d(s)$ to cero, and then solving for the transfer function from $\hat{v}_{g}(s)$ to $\hat{v}(s)$ :

$$
\begin{equation*}
G_{v g}(s)=\left.\frac{\hat{p^{2}(s)}}{\hat{p}_{s}(s)}\right|_{i_{i(v)=0}} \tag{8.1}
\end{equation*}
$$

This transfer function describes how variations or disturbances in the applied input voltage $v_{s}(t)$ lead to disturbances in the oulput voltage $v(t)$. It is impotant in design of an output voltage regulator, For example, in an off-line power supply, the converter input voltage $p_{5}(t)$ contains undesired even harmonics of the ac power line voltage. The transfer function $G_{\text {vg }}(s)$ is used to determine the effect of these harmonics on the converter output voltage $\mathrm{r}(t)$.

The control-to-output transfer function $G_{v d}(s)$ is found by setting the input voltage variations $\hat{v}_{g}(s)$ to zero, and then solving the equivalent circuit model for $\hat{v}(s)$ as a function of $d(s)$ :

$$
\begin{equation*}
G_{v i}(s)=\left.\frac{\vec{v}(s)}{\vec{d}(s)}\right|_{\tilde{v}_{\underline{s}}(\underline{s j})=5} \tag{8.2}
\end{equation*}
$$

This transfer function describes how control input variations $\hat{d}(s)$ influence the output voltage $\hat{v}(s)$. In an output voltage regulator system, $G_{r u}(s)$ is a key component of the loop gain and has a significant effect on regulator performance.

The output impedance $Z_{\text {ouf }}(s)$ is found under the conditions that $\hat{v}_{\text {}}(s)$ and $\hat{d}(s)$ variations are set to zero. $Z_{\text {cout }}(s)$ describes how variations in the load curtent alfect the oulput voltage. This quantity is also imponant in voltage regulator design. It may be appropriate to define $Z_{\text {our }}(s)$ either including or not including the load resistance $R$.

The converter input impedance $Z_{i n}(s)$ plays a signidicant role when an electromagnetic interference (EMI) filter is added at the converter power input. The relative magnitudes of $Z_{6,1}$ and the EMI filter output impedance influence whether the EMI filter disrupts the transfer function $G_{r / 6}(s)$. Design of input EMI filters is the subject of Chapter 10 .

An objective of this chapter is the construction of Bode plots of the important transfer functions and terminal impedances of switching converters. For example, Fig. 8.2 illustrates the magnitude and phase plots of $G_{\text {vod }}(\sqrt{\prime})$ for the buck-boost converter model of Fig. 8.i. Rules for construction of magnitude and phase asymplotes are reviewed in Section 8.1, including two types of features that often appear in


Fig. 8.2 Bode plot of control-to-output transfer function predicted by the model of Fig. 8.1, with analytical expressions for the important features.
converter transfer functions: resonances and right half-plane zeroes. Bode diagrams of the small-signal tratnsfer functions of the buck-boost converter are derived in detail in Section 8.2, and the transfer functions of the basic buck, boost, and buck-boost converters are tabulatet. The physical origins of the right halt-plane zero ate also described.

A difficulty usually encountered in circuit analysis (step 5 of the above list) is the complexity of the circuit model: practical circuits may contains hundreds of elements, and hence their analysis may leads to complicated derivations, intractable equations, and lots of algebra mistakes. Design-oriented analysis[1] is a collection of tools and techniques that can alleviate these problems. Some tools for approaching the design of a complicated converter system are described in this chapter. Writing the transfer functions in nomalized form directly exposes the important features of the response. Analytical expressions for these features, as well as for the asymptotes, lead to simple equations that are useful in design. Well-separated roots of transfer function polynomiais can be approximated in a simple way. Scction 8.3 describes a graphical method for constructing Bode plots of transfer functions and impedances, essentially by inspection. This method can: (1) reduce the amount of algebra and associated algebra mistakes; (2) lead to greater insight into circuit behavior, which can be applied to design the circuit; and (3) lead to the insight necessary to make suitable approximations that render the equations tractable.

Experimental measurement of transfer functions and impedances (needed in step 4 , model verification) is discussed in Section 8.5. Use of computer simulation to plot converter transfer functions (as needed in step 6, worst-case analysis) is covered in Appendix $\mathbf{B}$.

### 8.1 REVIEW OF BODE PLOTS

A Bode plot is a plot of the magnitude and phase of a transfer function or other complex-valued quantity, vs. frequency. Magnitude in decibels, and phase in degrees, are plotted vs. frequency, using semilogarithmic axes. The magnifude plot is effectively a log-log plot, since the magnitude is expressed in decibels and the frequency axis is logarithmic.

The magnitude of a dimensionless quantity $G$ can be expressed in decibels as follows:

$$
\begin{equation*}
\|\left. G\right|_{\mathrm{AB}}=20 \log _{\mathrm{B}, \mathrm{~d}}(G \|) \tag{8.3}
\end{equation*}
$$

Decibel values of some simple magnitudes are listed in Table 8.1. Care must be used when the magnitude is not dimensionless. Since it is not proper to take the logarithm of a quantity having dimensions, the magnitude must first be normalized. For example, to express the magnitude of an impedance $Z$ in decibels, we should normalize by dividing by a base impedance $R_{\text {buse }}$ :

Table 8.1 Expressing magnitudes in decibels

| Actual magnitude | Magnitude in dB |
| :---: | :---: |
| $1 / 2$ | -6 dB |
| 1 | 0 dB |
| 2 | 6 dB |
| $5=1012$ | $20 \mathrm{~dB}-6 \mathrm{~dB}=14 \mathrm{~dB}$ |
| 10 | 20 dB |
| $1000=10^{3}$ | $3 \cdot 20 \mathrm{~dB}=60 \mathrm{~dB}$ |

$$
\begin{equation*}
\mid Z \|_{d \mathrm{~B}}=20 \log _{\mathrm{t}}\left(\frac{|Z|}{R_{\text {Udse }}}\right) \tag{8.4}
\end{equation*}
$$

The value of $R_{\text {basie }}$ is arbitrary, but we need to tell others what value we have used. So if $\|Z\|$ is $5 \Omega$, and we choose $R_{\text {boses }}=10 \Omega$, then we can say that $\|Z\|_{d B}=20 \log _{10}(5 \Omega / 10 \Omega)=-6 \mathrm{~dB}$ with respect to $10 \Omega$. A common choice is $R_{\text {base }}=1 \Omega$; decibel impedances expressed with $R_{\text {base }}=1 \Omega$ are said to be expressed in dBS. So $5 \Omega$ is equivalent to $14 \mathrm{~dB} \Omega$. Current switching harmonics at the input port of a converter are often expressed in $\mathrm{dB} \mu \mathrm{A}$, or dB using a base current of $1 \mu \mathrm{~A}: 60 \mathrm{~dB} \mu \mathrm{~A}$ is equivalent to $1000 \mu \mathrm{~A}$, or 1 mA .

The magnitude Bode plots of functions equal to powers of $f$ are linear. For example, suppose that the magnitude of a dimensionless quantity $C(f)$ is

$$
\begin{equation*}
\|G\|=\left(\frac{f}{f_{0}}\right)^{n} \tag{8.5}
\end{equation*}
$$

where $f_{0}$ and $n$ are constants. The magnitude in decibels is

$$
\begin{equation*}
\mid G \|_{\mathrm{dR}}=20 \log _{\mathrm{LO}}\left(\frac{f}{f_{0}}\right)^{\mathrm{r}}=20 n \log _{\mathrm{LE}}\left(\frac{f}{f_{0}}\right) \tag{8.6}
\end{equation*}
$$

This equation is plotted in Fig. 8.3, for several values of $n$. The magnitudes have value $\mathrm{I} \Rightarrow 0 \mathrm{~dB}$ at frequency $f=f_{0}$. They are linear functions of $\log _{n 0}(f)$. The slope is the change in $\|G\|_{\mathrm{dB}}$ arising from a unit change in $\log _{10}(f)$; a unit increase in $\log _{10}(f)$ conesponds to a factor of 10 , or decade, increase in $f$. From Eq. (8.6), a decade increase in $f$ leads to an increase in $\|G\|_{d B}$ of 20 ndB . Hence, the slope is 20 ndB per decade. Equivalently, we can say that the slope is $20 \mathrm{n} \log _{10}(2)=6 n \mathrm{~dB}$ per octave, where an octave is a factor of 2 change in frequency. In practice, the magnitudes of most frequency-dependent functions can usually be approximated over a limited range of frequencies by functions of the form (8.5); over this range of frequencies, the magnitude Bode plot is approximately linear with slope $20 n \mathrm{~dB} / \mathrm{decade}$.

A simple transfer function whose magnitude is of the form (8.5) is the pole at the origin:

$$
\begin{equation*}
G(s)=\frac{1}{\left\lfloor\frac{s}{\omega_{0}}\right\rceil} \tag{8.7}
\end{equation*}
$$

The magnitude is


Fig. 8.3 Magnitude Bode plots of functons which vary as $f^{\prime \prime}$ are linear, with slope n dB per decade.

$$
\begin{equation*}
\mid O(j \omega) \|=\frac{1}{\left|\frac{j \omega}{\left|\omega_{\mathrm{n}}\right|}\right|}=\frac{1}{\left(\left.\frac{(0)}{\left(\omega_{0}\right)} \right\rvert\,\right.} \tag{8.8}
\end{equation*}
$$

If we define $f=\omega / 2 \pi$ and $f_{0}=\left(0_{0} / 2 \pi\right.$, then Eq. (8.8) becomes

$$
\begin{equation*}
\|G\|=\left(\frac{f}{f_{0}}\right)^{-1} \tag{8.9}
\end{equation*}
$$

which is of the form of E4. (8.5) with $n=-1$. As illustrated in Fig. 8.3, the magnitude Bode plot of the pole at the origin (8.7) has a -20 dB per decade slope, and passes through 0 dB at frequency $f=f_{0}$.

### 8.1.1 Single Pole Response

Consider the simple $R-C$ low-pass filter illustrated in Fig. 8.4. The transfer function is given by the voltage divider ratio

$$
\begin{equation*}
G(s)=\frac{v_{2}(s)}{v_{1}(s)}=\frac{\frac{1}{s C}}{\frac{1}{s \mathrm{C}}+R} \tag{8.10}
\end{equation*}
$$

This transfer function is a ratio of voltages, and hence is dimensionless. By multiplying the numerator and denominator by $s C$, we can express the transfer function as a rational fraction:

$$
\begin{equation*}
G(s)=\frac{\mathrm{J}}{1+s R C} \tag{8.11}
\end{equation*}
$$

The transfer function now coincides with the following standard normalized form for a single pole:

$$
\begin{equation*}
G(s)=\frac{1}{\left(1+\frac{g}{\hat{v i t e n}_{i n}}\right)} \tag{8.12}
\end{equation*}
$$

The parameter $\omega_{0}=2 \pi f_{0}$ is found by equating the coefficients of $s$ in the denominators of Eqs. (8.11) and (8.12). The result is

$$
\begin{equation*}
\omega_{01}=\frac{\mathrm{J}}{R \mathrm{C}} \tag{8.13}
\end{equation*}
$$

Since $R$ and $C$ are real positive quantities, $\omega_{0}$ is also real and positive. The denominator of Eq. (8.12) contains a root at $s=-\omega_{0}$, and hence $C(s)$ contains a real pole in the left half of the complex plane.

To find the magnitude and phase of the transfer function, we let $s=j$ jot where $j$ is the square root of -1 . We then find the magnitude and phase of the resulting complex-valued function. With $s=$ $j \omega, \mathrm{Eq} .(8.12)$ becomes

$$
\begin{equation*}
G(j \omega)=\frac{1}{\left(1+j \frac{\omega}{\omega_{0}}\right)}=\frac{1-j \frac{\omega}{\omega_{0}}}{1+\left(\frac{\omega}{\omega_{0}}\right)^{2}} \tag{8.14}
\end{equation*}
$$

The complex-valued $G(j \omega)$ is illustrated in Fig. 8.5, for one value of $\omega$. The magnitude is

$$
\begin{align*}
\|G(j \omega)\| & =\sqrt{[\operatorname{Re}(G(j \omega))]^{2}+[\operatorname{Im}(G(j \omega))]^{2}} \\
& =\frac{1}{\sqrt{1+\left(\frac{\omega}{\omega_{0}}\right)^{2}}} \tag{8.15}
\end{align*}
$$

Here, we have assumed that $0_{0}$ is real. In decibels, the magnitude is

$$
\begin{equation*}
\|G(j \omega)\|_{\mathrm{AB}}=-20 \log _{00}\left(\sqrt{1+\left(\frac{\omega}{\omega_{0}}\right)^{2}}\right) \mathrm{dB} \tag{8.16}
\end{equation*}
$$

The easy way to sketch the magnitude Bode plot of $G$ is to investigate the asymptotic behavior for large and small frequency.

For smali frequency, $\omega<j_{0}$ and $f \& f_{0}$ it is true that

$$
\begin{equation*}
\left(\frac{\omega}{\omega_{0}}\right)<1 \tag{8.17}
\end{equation*}
$$

The $\left(\omega / \omega_{0}\right)^{2}$ term of Eq. (8.15) is therefore much smaller than 1 , and hence Eq. (8.15) becomes

$$
\begin{equation*}
\|O(j \omega)\| \approx \frac{1}{\sqrt{I}}=1 \tag{8.18}
\end{equation*}
$$

In decibels, the magnitude is approximately

Fig. 8.6 Magnitude asymptotes for the single real pole transfer function.


Thus, as illustrated in Fig. 8.6, at low frequency $\|G(j \omega)\|_{d \in}$ is asymptotic to 0 dB .
At high frequency, $0 \geqslant \omega_{0}$ and $f \geqslant f_{0}$. In this case, it is true that

$$
\begin{equation*}
\left(\frac{\omega}{\omega_{0}}\right)>1 \tag{8.20}
\end{equation*}
$$

We can then say that

$$
\begin{equation*}
1+\left(\frac{\omega_{0}}{\omega_{0}}\right)^{2}=\left(\frac{\omega_{0}}{\omega_{0}}\right)^{2} \tag{8.21}
\end{equation*}
$$

Hence, Eq. (8.15) now becomes

$$
\begin{equation*}
\mid G(j \omega) \|=\frac{1}{\sqrt{\left(\frac{\omega}{\omega_{0}}\right)^{2}}}=\left(\frac{f}{f_{0}}\right)^{-1} \tag{8.22}
\end{equation*}
$$

This expression coincides with Eq. (8.5), with $n=-1$. So at high frequency, $\|G(j 0)\|_{d \mathrm{~d}}$ has slope -20 dB per decade, as illustrated in Fig. 8.6. Thus, the asymptotes of $\|G(j \omega)\|$ are equal to 1 at low frequency, and $\left(f / f_{0}\right)^{-1}$ at high frequency. The asymptotes intersect at $f_{0}$. The actual magnitude tends toward these asymptotes at very low frequency and very high frequency. In the vicinity of the corner frequency $f_{0}$ the actual curve deviates somewhat from the asymptotes.

The deviation of the exact curve from the asymptotes can be found by simply evaluating Eq. (8.15). At the comer frequency $f=f_{0}$. Eq. (8.15) becomes

$$
\begin{equation*}
\left\|O\left(\cos _{0}\right)\right\|=-\frac{1}{\sqrt{\left[+\left(\frac{\omega_{0}}{\omega_{0}}\right)^{2}\right.}}=\frac{1}{\sqrt{2}} \tag{8.23}
\end{equation*}
$$

In decibels, the magnitude is

$$
\begin{equation*}
\left|G\left(j \omega_{0}\right)\right|_{\mathrm{dB}}=-20 \log _{10}\left(\sqrt{1+\left(\frac{\omega_{0}}{\omega_{0}}\right)^{2}}\right)=-3 \mathrm{~dB} \tag{8.24}
\end{equation*}
$$

So the actual curve deviates from the asymptotes by -3 dB at the coner frequency, as illustrated in Fig. 8.7. Similar arguments show that the actual curve deviates from the asymptotes by -1 dB at $f=f_{0} / 2$

Fig. 8.7 Deviation of the actual curve from the asymptotes, teal pole.

and at $f=2 f_{0}$.
The phase of $G(j \omega)$ is

$$
\begin{equation*}
\angle G(j \omega)=\tan ^{-1}\left(\frac{\operatorname{Im}(G(j \omega))}{\operatorname{Re}(G(j \omega))}\right) \tag{8.25}
\end{equation*}
$$

Inscrtion of the real and imaginary parts of Eq. (8.14) into Eq. (8.25) leads to

$$
\begin{equation*}
\angle G(j \omega)=-\tan ^{-1}\left(\frac{\omega}{\omega_{0}}\right) \tag{8.26}
\end{equation*}
$$

This function is ploted in Fig. 8.8. It tends to $0^{\circ}$ at low frequency, and to $-90^{\circ}$ at high frequency. At the comer frequency $f=f_{0}$, the phase is $-45^{\circ}$.

Since the high-frequency and low-frequency phase asymptotes do not intersect, we need a third asymptote to approximate the phase in the vicitity of the corner frequency $f_{0}$ One way to do this is illus-

Fig. 8.8 Exact phase plot, single real pole.


Fig. 8.9 One choice for the midfrequency phase asymptote, which correctly predicts the actual slope at $f=f_{0}$

trated in Fig. 8.9, where the slope of the asymptote is chosen to be identical to the slope of the actual curve at $f=f_{0}$. It can be shown that, with this choice, the asyonptote intersection frequencies $f_{a}$ and $f_{b}$ are given by

$$
\begin{align*}
& f_{a}=f_{0} e^{-\pi / 2}=\frac{f_{0}}{4.81}  \tag{8.27}\\
& f_{b}=f_{0} e^{\pi / 2} \approx 4.81 f_{0}
\end{align*}
$$

A simpler choice, which better approximates the actual curve, is

$$
\begin{align*}
& f_{a}=\frac{f_{0}}{10}  \tag{8.28}\\
& f_{b}=10 f_{0}
\end{align*}
$$

This asymptote is compared to the actual curve in Fig. 8.10. The pole causes the phase to change over a frequency span of approximately two decades, centered at the comer frequency. The slope of the asymptote in this frequency span is $-45^{\circ}$ per decade. At the break frequencies $f_{a}$ and $f_{b}$, the actual phase deviates from the asymptotes by $\tan ^{-1}(0.1)=5.7^{A}$.

The magnitude and phase asymptotes for the single-pole response are summarized in Fig. 8.11.
It is good practice to consistently express single-pole transler functions in the normalized form of Eq. (8.12). Both terms in the denominator of Eq. (8.12) are dimensionless, and the coefficient of $s^{0}$ is unity. Equation (8.12) is easy to interpret, because of its normalized form. At low frequencies, where the $\left(s / \omega_{0}\right)$ term is small in magnitude, the transfer function is approximately equal to L . At high frequencies, where the $\left(s / \omega_{0}\right)$ term has magnitude much greater than 1 , the transfer function is approximately $\left(s / \omega_{0}\right)^{-1}$. This leads to a magnilude of $\left(f / f_{0}\right)^{-1}$. The comer frequency is $f_{0}=\omega_{0} / 2 \pi$. So the transfer function is written directly in terms of its salient features, that is, its asymptotes and its coner frequency.


Fig. 8.10 A simpler choice for the midfrequency phase asymptote, which better approximates the curve over the entire frequency range.


Fig. 8.11 Surnmary of the magnitude and phase Bode plot tor the single real pole.

Fig. 8.12 Summary of the magnitude and phase Bode plot fot the single real zero.


### 8.1.2 Single Zero Response

A single zero response contains a root in the numerator of the transfer function, and can be written in the following normalized form:

$$
\begin{equation*}
G(s)=\left(1+\frac{s}{\omega_{n}}\right) \tag{8.29}
\end{equation*}
$$

This transfer function has magnitude

$$
\begin{equation*}
|G(j \omega)|=\sqrt{1+\left(\frac{\left.\frac{1}{\omega_{v}}\right)^{2}}{2}\right.} \tag{8.30}
\end{equation*}
$$

At low frequency, $f<f_{0}=\omega_{0} / 2 \pi$, the transfer function magnitude tends to $1 \Rightarrow 0 \mathrm{~dB}$. At high frequency, $f \geqslant f_{0}$, the transfer function magnitude tends to ( $f f_{0}$ ). As illustrated in Fig. 8.12, the high-frequency asymptote has slope $+20 \mathrm{~dB} /$ decade.

The phase is given by

$$
\begin{equation*}
\angle C(j \omega)=\tan ^{-1}\left(\frac{\omega}{\omega_{1}}\right) \tag{8.31}
\end{equation*}
$$

With the exception of a minus sign, the phase is identical to Eq. (8.26). Hence, suitabie asymptotes are as illustrated in Fig. 8.12. The phase tends to $0^{\circ}$ at low frequency, and to $+90^{\circ}$ at high frequency. Over the interval $f_{0} / 10<f<10 f_{0}$, the phase asymptote has a slope of $+45^{\circ} /$ decade.

Fig. 8.13 Summary of the magnitude and phase Bode plot for the real RHP zero.


### 8.1.3 Right Half-Plane Zero

Right half-plane zeroes are often encountered in the small-signal transfer functions of switching convertcrs. These terms have the following normalized form:

$$
\begin{equation*}
G(s)=\left(1-\frac{s}{\omega_{0}}\right) \tag{8.32}
\end{equation*}
$$

The root of $\mathrm{Eq} .(8.32)$ is positive, and hence lics in the tight half of the complex $x$-plane. The right halfplane zero is also sometimes called a nonminimum phase zero. Its normalized form, Eq. (8.32), resembles the normalized form of the (left half-plane) zero of Eq. (8.29), with the exception of a minus sign in the coefficient of $s$. The minus sign causes a phase reversal at high frequency.

The transfer function has magnitude

$$
\begin{equation*}
\|G(j \omega)\|=\sqrt{1+\left(\frac{\omega}{\omega_{0}}\right)^{2}} \tag{8.33}
\end{equation*}
$$

This expression is identical to Eq. (8,30). Hence, it is impossible to distinguish a right half-plane zero from a left half-plane zero by the magnitude alone. The phase is given by

$$
\begin{equation*}
\angle G(j \omega)=-\tan ^{-1}\left(\frac{\omega}{\omega_{0}}\right) \tag{8.34}
\end{equation*}
$$

This coincides with the expression for the phase of the single pole, Eq. (8.26). So the right half-plane zero exhibits the magnitude response of the left half-plate zero, but the phase response of the pole. Mag. nitude and phase asymptotes are summarized in Fig. 8.13.

Fig. 8.14 Inversion of the frequency axis: summary of the magnitude and phase Bode plots for the invented real pole.


### 8.1.4 Frequency Inversion

Two other forms arise, from inversion of the frequency axis. The inverted pole has the transfer function

$$
\begin{equation*}
G(s)=\frac{1}{\left(1+\frac{\omega_{0}}{s}\right)} \tag{8.35}
\end{equation*}
$$

As illustrated in Fig. 8.14, the inverted pole has a high-frequency gain of 1 , and a low frequency asymptote having $a+20 \mathrm{~dB} /$ decade slope. This form is useful for describing the gain of high-pass filters, and of other transfer functions where it is desired to emphasize the high frequency gain, with attenuation of low frequencies. Equation (8.35) is equivalent to

$$
\begin{equation*}
G(s)=\frac{\left(\frac{s}{\omega_{0}}\right)}{\left(1+\frac{s}{\omega_{0}^{-}}\right)} \tag{8.36}
\end{equation*}
$$

However, Eq . (8.35) more directly emphasizes that the high frequency gain is 1 .
The inverted zero has the form

$$
\begin{equation*}
G(s)=\left(1+\frac{\omega_{0}}{s}\right) \tag{8.37}
\end{equation*}
$$

As illustrated in Fig. 8.15, the inverted zero has a high-frequency gain asymptote equal to 1 , and a lowfrequency asymptole having a slope equal to $-20 \mathrm{~dB} / \mathrm{decade}$. An cxample of the use of this type of trans-

Fig. 8.15 Inversion of the frequency axis: summary of the magnitude and phase Bode plot
 tor the inverted real zero.

ler function is the proportional-plus-integral controller, discussed in connection with feedback loop design in the next chapter. Equation (8.37) is equivalent to

$$
\begin{equation*}
G(s)=\frac{\left(1+\frac{s}{\omega_{0}}\right)}{\left(\frac{s}{\omega_{0}}\right)} \tag{8.38}
\end{equation*}
$$

However, Eq. (8.37) is the preferted fortn when it is desired to emphasize the value of the high-frequency gain asymptote.

The use of frequency inversion is illustrated by example in the mext section.

### 8.1.5 Combinations

The Bode diagram of a transfer function containing several pole, zero, and gain terms, can be constructed by simple addition. At any given frequency, the magnitude (in decibels) of the composite transfer function is equal to the sum of the decibel magnitudes of the individual terms. Likewise, at a given frequency the phase of the composite transfer function is equal to the sum of the phases of the individual terms.

For example, suppose that we have already constructed the Bode diagrams of two complex-valued functions of $\omega_{,} G_{1}(\omega)$ and $G_{2}(\omega)$. These functions have magnitudes $R_{1}(\omega)$ and $R_{2}(\omega)$, and phases $\theta_{1}(\omega)$ and $\theta_{2}(\omega)$, respectively. It is desired to construct the Bode diagram of the product $G_{3}(\omega)=$ $G_{1}(\omega) G_{2}(\omega)$. Let $G_{y}(\omega)$ have magnitude $R_{3}(\omega)$, and phase $\theta_{3}(\omega)$. To lind this magnitude and phase, we can express $G_{1}(\omega), G_{2}(\omega)$, and $G_{3}(\omega)$ in polar form:

$$
\begin{align*}
& G_{1}(\omega)=R_{1}(\omega) e^{j \theta_{1}(\omega)} \\
& G_{7}(\omega)=R_{2}(\omega) e^{j 0_{2}(\omega)}  \tag{8.39}\\
& G_{3}(\omega)=R_{3}(\omega) e^{j \theta_{3}(\omega)}
\end{align*}
$$

The product $G_{3}(\omega)$ can then be expressed as

$$
\begin{equation*}
G_{3}(\omega)=G_{1}(\omega) O_{2}(\omega)=R_{1}(\omega) e^{j 0_{1}(\omega)} R_{2}(\omega) e^{\theta_{2}(\omega)} \tag{8.40}
\end{equation*}
$$

Simplification leads to

$$
\begin{equation*}
G_{3}(\omega)=\left\{R_{1}(\omega) R_{2}(\omega)\right] e^{j\left(\hat{1} \mid(\omega)+\theta_{2}(\omega)\right.} \tag{8.41}
\end{equation*}
$$

Hence, the composite phase is

$$
\begin{equation*}
\theta_{5}(\omega)=\theta_{1}(\omega)+\theta_{2}(\omega) \tag{8.42}
\end{equation*}
$$

The total magnitude is

$$
\begin{equation*}
R_{3}(\omega)=R_{1}(\omega) R_{2}(\omega) \tag{8.43}
\end{equation*}
$$

When expressed in decibels, Eq. (8.43) becomes

$$
\begin{equation*}
\left|R_{3}(\omega)\right|_{d \mathrm{AB}}=\left|R_{1}(\omega)\right|_{d B}+\left|R_{2}(\omega)\right|_{d E} \tag{8.44}
\end{equation*}
$$

So the composite phase is the sum of the individual phases, and when expressed in decibels, the composite magnitude is the sum of the individual magniludes. The composite magnitude slope, in dB per decade, is therefore also the sum of the individual slopes in dB per decade.


Fig. 8.16 Construction of magnitude and phase asymptotes for the transfer function of Eq.(8.45). Dashed line:

For example, consider construction of the Bode plot of the following transfer function:

$$
\begin{equation*}
G(s)=\frac{G_{0}}{\left(1+\frac{s}{W_{1}}\right)\left(1+\frac{s}{\omega_{2}}\right)} \tag{8.45}
\end{equation*}
$$

where $G_{0}=40 \Rightarrow 32 \mathrm{~dB}, f_{1}=\omega_{1} / 2 \pi=100 \mathrm{~Hz}, f_{2}=\omega_{2} / 2 \pi=2 \mathrm{kHz}$. This transfer function contains three terms: the gain $G_{0}$ : and the poles at frequencies $f_{1}$ and $f_{2}$. The asynuptotes for each of these terms are illustrated in Fig. 8.16. The gain $G_{0}$ is a positive real number, and therefore contributes zero phase shift with the gain 32 dB . The poles at 100 Hz and 2 kHz each contribute asymptotes as in Fig. 8.11.

At frequencies less than 100 Hz , the $G_{0}$ term contributes a gain magnitude of 32 dB , while the two poles each contribute magnitude asymptotes of 0 dB . So the low-frequency composite magnitude asymptote is $32 \mathrm{~dB}+0 \mathrm{~dB}+0 \mathrm{~dB}=32 \mathrm{~dB}$. For frequencies between 100 Hz and 2 kHz , the $G_{0}$ gain again contributes 32 dB , and the pole at 2 kHz continues to contribute a 0 dB magnitude asymptote. However, the pole at 100 Hz now contributes a magnitude asymprole that decreases with a -20 dB per decade slope. The composite magnitude asymptote therefore also decreases with a -20 dB per decade slope, as illustrated in Fig. 8.16. For frequencies greater than 2 kHz , the poles at 100 Hz and 2 kHz each contribute decreasing asymptotes having slopes of $-20 \mathrm{~dB} /$ decade. The composite asymptote therefore decreases with a slope of $-20 \mathrm{~dB} /$ decade $-20 \mathrm{~dB} /$ decade $=-40 \mathrm{~dB} /$ decade, as illustrated.

The composite plase asymptote is also constructed in Fig. 8.16. Below 10 Hz , all terms contribute $0^{\circ}$ asymptotes. For frequencies berween $f_{1} / 10=10 \mathrm{~Hz}$, and $f_{2} / 10=200 \mathrm{~Hz}$, the pole at $f_{1}$ contributes a decreasing phase asymptote having a slope of $-45^{\circ}$ decade. Between 200 Hz and $10 f_{\mathrm{l}}=1 \mathrm{kHz}$, both poles contribute decreasing asymptotes with $-45^{3} /$ decade slopes; the composite slope is therefore $-90^{\circ} /$ decade. Between I kHz and $10 f_{2}=20 \mathrm{kHz}$, the pole at $f_{1}$ contributes a constant $-90^{\circ}$ phase asymptote, while the pole at $f_{2}$ contributes a decreasing asymptote with $-45^{\circ} /$ decade slope. The composite slope is then $-45^{\circ} /$ decade. For frequencies greater than 20 kHz , both poles contribute constant $-90^{\circ}$ asymptotes, leading to a composite phase asymptote of $-180^{\circ}$.

As a second example, consider the transfer function $A(s)$ represented by the magnitude and phase asymptotes of Fig. 8.17. Let us write the transfer function that corresponds to these asymptotes. The de asymptote is $A_{0}$. At corner frequency $f_{V}$, the asymptote slope increases from $0 \mathrm{~dB} /$ decade to +20 $\mathrm{dB} /$ decade. Hence, there must be a zero at frequency $f_{1}$. At frequency $f_{2}$, the asymptote slope decreases from $+20 \mathrm{~dB} /$ decade to $0 \mathrm{~dB} /$ decade. Therefore the transfer function contains a pole at frequency $f_{2}$. So we can express the transfer function as

$$
\begin{equation*}
A(s)=A_{1} \frac{\left(1+\frac{y}{\omega_{1}}\right)}{\left(1+\frac{s}{\hat{\omega}_{2}}\right)} \tag{8.46}
\end{equation*}
$$

where $\omega_{1}$ and $\omega_{2}$ are equal to $2 \pi f_{1}$ and $2 \pi f_{2}$, respectively.
We can use Eq. (8.46) to derive analytical expressions for the asymptotes. For $f<f_{1}$, and letting $s=j\left(0\right.$, we can see that the $\left(s / \omega_{1}\right)$ and $\left(s / \omega_{2}\right)$ terms each have magnitude less than 1 . The asymptote is derived by neglectitg these tems. Hence, the low-frequency magnitude asymptote is

$$
\begin{equation*}
\left\{\left.A_{0} \frac{\left(1+\frac{P_{0}}{A_{1}}\right)}{\left(1+\frac{M^{2}}{M_{2}}\right)}\right|_{i=: ~}=A_{0} \frac{1}{1}=A_{0}\right. \tag{8.47}
\end{equation*}
$$

For $f_{1}<f<f_{2}$, the numerator term ( $s / \omega_{1}$ ) has magnitude greater than 1 , while the denominator term $\left(\operatorname{si} / 0_{2}\right)$ has magnitude less than 1 . The asymptote is derived by neglecting the smaller terms:

$$
\begin{equation*}
\left\{\left.A_{0} \frac{\left(f^{A}+\frac{s}{\omega_{i}}\right)}{\left(1+\frac{\omega_{2}}{\omega_{2}}\right)}\right|_{s=j \in s}=A_{0} \frac{\left\|\frac{s}{\omega_{1}}\right\|_{s=j 山}}{1}=A_{0} \frac{\omega}{\omega_{1}}=A_{0} \frac{f}{f_{1}}\right. \tag{8.48}
\end{equation*}
$$

This is the expression for the midfrequency magnitude asymptote of $A(s)$. For $f>f_{2}$, the (s/o $)$ and $\left(s / \sigma_{2}\right)$ terms each have magnitude greater than 1 . The expression for the high-frequency asymptote is therefore:

$$
\begin{equation*}
\|\left. A_{0} \frac{\left(Y^{4}+\frac{s}{\omega_{1}}\right)}{\left.\left\lvert\, \gamma^{*}+\frac{s}{\omega_{2}}\right.\right)}\right|_{i=j \omega}=A_{0} \frac{\left|\frac{s}{\omega_{1}}\right|_{s=j \omega}}{\left|\frac{s}{\omega_{2}}\right|_{s=j \omega}}=A_{0} \frac{\hat{o}_{2}}{\left.\omega_{1}\right)_{1}}=A_{0} \frac{f_{2}}{f_{1}} \tag{8.49}
\end{equation*}
$$

We can conclude that the high-frequency gain is

$$
\begin{equation*}
A_{\mathrm{w}}=A_{0} \frac{f_{2}}{f_{1}} \tag{8.50}
\end{equation*}
$$

Thus, we can derive analytical expressions for the asymptotes.
The transfer function $A(s)$ can also be written in a second form, using inverted poles and zeroes. Suppose that $A(s)$ represents the transter function of a high-frequency amplifier, whose de gain is not important. We are then interested in expressing $A(s)$ directly in terms of the high-frequency gain $A_{\infty}$. We can view the transfer function as having an inverted pole at frequency $f_{2}$, which introduces attenuation at frequencies less that $f_{2}$. In addition, there is an inverted zero at $f=f_{1}$. So $A(s)$ could also be written

$$
\begin{equation*}
A(s)=A_{t=} \frac{\left(1+\frac{\omega_{1}}{s}\right)}{\left(1+\frac{\omega_{2}}{s}\right)} \tag{8.51}
\end{equation*}
$$

It can be verified that Eqs. (8.51) and (8.46) are equivalent.

### 8.1.6 Quadratic Pole Response: Resonance

Consider next the transfer function $G(s)$ of the two-pole low-pass filter of Fig. 8.18. The buck converter contains a filter of this type. When manipulated into canonical form, the models of the boost and buck-boost also contain similar filters. One can show that the transfer function of this network is


Fig. 8.18 Two-pole low-pass filter example.

$$
\begin{equation*}
G(s)=\frac{v_{2}(s)}{v_{1}(s)}=\frac{1}{1+s_{R}^{L}+s^{2} L C} \tag{8.52}
\end{equation*}
$$

This trauster function contains a second-order denominator polynomial, and is of the form

$$
\begin{equation*}
G(s)=\frac{1}{1+a_{1} s+\frac{1}{a_{2} b^{2}}} \tag{8.53}
\end{equation*}
$$

with $a_{1}=L / R$ and $a_{2}=L C$.
To construct the Bode plot of this transfer function, we might try to factor the denominator into its two roots:

$$
\begin{equation*}
G(s)=\frac{1}{\left(1-\frac{s}{s_{1}}\right)\left(1-\frac{s}{s_{2}}\right)} \tag{8.54}
\end{equation*}
$$

Use of the quadratic formula leads to the following expressions for the roots:

$$
\begin{align*}
& s_{1}=-\frac{a_{1}}{2 a_{2}}\left[1-\sqrt{1-\frac{4 a_{2}}{a_{1}^{2}}}\right]  \tag{8.55}\\
& s_{2}=-\frac{a_{1}}{2 a_{2}}\left[1+\sqrt{1-\frac{4 a_{2}}{a_{1}^{2}}}\right] \tag{8.56}
\end{align*}
$$

If $4 a_{2} \leq a_{1}{ }^{2}$, then the roots are real. Each real pole then exhibits a Bode diagram as derived in Section 8.1.1, and the composite Bode diagram can be constructed as described in Section 8.1 .5 (but a better approach is described in Section 8.1.7).

If $4 a_{2}>a_{1}^{2}$, then the roots ( 8.55 ) and ( 8.56 ) are complex. In Section 8.1 .1 , the assumption was made that $\omega_{0}$ is real; hence, the results of that section cannot be applied to this case. We need to do some additional work, to determine the magnitude and phase for the case when the roots are complex.

The transfer functions of Eqs. (8.52) and (8.53) can be written in the following standard normalized form:

$$
\begin{equation*}
G(s)=-\frac{1}{1+2 \zeta \frac{s}{\omega_{0}}+\left(\frac{s}{\omega_{0}}\right)^{2}} \tag{8.57}
\end{equation*}
$$

If the coefficients $a_{1}$ and $a_{2}$ are real and positive, then the parameters $\zeta$ and $\omega_{0}$ are also real and positive. The parameter $\omega_{0}$ is again the angular conter frequency, and we can define $f_{0}=\omega_{0} / 2 \pi$. The parameter $\zeta$ is
called the damping factor: $\zeta$ controls the shape of the transfer function in the vicinity of $f=f_{0}$. An alternative standard normalized form is

$$
\begin{equation*}
G(s)=\frac{-\frac{1}{1}}{1+\frac{-}{Q \omega_{0}}+\left(\frac{s}{\omega_{n}}\right)^{2}} \tag{8.58}
\end{equation*}
$$

where

$$
\begin{equation*}
Q=\frac{1}{2 \zeta} \tag{8.59}
\end{equation*}
$$

The parameter $Q$ is called the quality factor of the circuit, and is a measure of the dissipation in the systers. A more general definition of $Q$, for simusoidal excitation of a passive element or network, is

$$
\begin{equation*}
Q=2 \pi \frac{\text { (peak stored energy) }}{(\text { energy dissipated per cycle) }} \tag{8.60}
\end{equation*}
$$

For a second-order passive system, Eqs. (8.59) and (8.60) are cquivalent. We will see that the $Q$-factor has a very simple interpretation in the magnitude Bode diagrams of second-order transfer functions.

Analytical expressions for the parameters $Q$ and $\omega_{0}$ can be found by equating like powers of $s$ in the original transfer function, Eq. (8.52), and in the normalized form, Eq. (8.58). The result is

$$
\begin{align*}
& f_{0}=\frac{\omega_{0}}{2 \pi}=\frac{1}{2 \pi \sqrt{L C}}  \tag{8.61}\\
& Q=R \sqrt{\frac{C}{L}}
\end{align*}
$$

The roos $s_{1}$ and $s_{2}$ of Eqs. (8.55) and (8.56) are real when $Q \leq 0.5$, and are complex when $Q>0.5$.
The magnitude of $G$ is

$$
\begin{equation*}
\|G(\omega)\|=\frac{1}{\sqrt{\left(1-\left(\frac{\omega_{0}^{2}}{\omega_{0}}\right)^{2}\right)^{2}+-\frac{1}{Q^{2}}\left(\frac{\omega_{1}}{\omega_{4}}\right)^{2}}} \tag{8.62}
\end{equation*}
$$

Asymptotes of $\|G\|$ are illustrated in Fig. 8.19. At low frequencies, $\left(\omega / \omega_{0}\right) \approx$ 1, and hence

$$
\begin{equation*}
|G| \rightarrow 1 \text { for } \omega \in \omega_{0} \tag{8.63}
\end{equation*}
$$



Fig. 8. 19 Magnitude asymptotes for the two-pole transfer function.

At high frequencies where $\left(\omega / \omega_{0}\right) \geqslant 1$, the $\left(\omega / \omega_{0}\right)^{4}$ term dominates the expression inside the radical of Eq. (8.62). Hence, the high-frequency asymptote is

$$
\begin{equation*}
\|G\| \rightarrow\left(\frac{f}{f_{0}}\right)^{-2} \text { for } \omega * \omega_{0} \tag{8.64}
\end{equation*}
$$

This expression coincides with Eq. (8.5), with $n=-2$. Therefore, the high-frequency asymptote has slope $-40 \mathrm{~dB} /$ decade. The asymptotes intersect at $f=f_{0 \text { : }}$ and are independent of $Q$.

The parameter $Q$ affects the deviation of the actual corve from the asymptotes, in the neighborhood of the corner frequency $f_{0}$. The exact magnilude at $f=f_{0}$ is found by substitution of $\omega=\omega_{0}$ into Eq. (8.62):

$$
\begin{equation*}
\left|\sigma\left(\omega_{0}\right)\right|=Q \tag{8.65}
\end{equation*}
$$

So the exact transfer function has magnitude $Q$ at the comer frequency $f_{0}$. In decibels, $\mathrm{Eq} .(8.65$ ) is

$$
\begin{equation*}
\left\|C\left(\omega_{0}\right)\right\|_{\mathrm{JB}}=|O|_{\mathrm{dB}} \tag{8.66}
\end{equation*}
$$

So if, for example, $Q=2 \Rightarrow 6 \mathrm{~dB}$, then the actual curve deviates from the asymptotes by 6 dB at the corner frequency $f=f_{g}$ Salient featurcs of the magnitude Bode plot of the second-order transfer function are summarized in Fig. 8.20.

The phase of $G$ is

$$
\begin{equation*}
\angle C(\omega)=-\tan ^{-1}\left[\frac{\frac{1}{Q}\left(\frac{\omega}{\omega_{0}}\right)}{1-\left(\frac{\omega}{\omega_{0}}\right)^{2}}\right] \tag{8.67}
\end{equation*}
$$

The phase tends to $0^{\circ}$ at low frequency, and to- $180^{\circ}$ at high frequency. At $f=f_{0}$, the phase is $-90^{\circ}$. As illustrated in Fig. 8.21, increasing the value of $Q$ causes a sharper phase change between the $0^{\circ}$ and $-180^{\circ}$ asymptotes. We again nced a midfrequency asymptote, to approximate the phase transition in the

Fig. 8.21 Phase plot, second-order poles. Increasing $Q$ causes a shaper phase change.


Fig. 8.22 One choice for the midfrequency phase asymptote of the two-pole response, which correctly predicts the actual slope at $f=f_{0}$.

vicinity of the comer frequency $f_{0}$, as illustrated in Fig. 8.22. As in the case of the real single pole, we could choose the slope of this asymptote to be identical to the slope of the actual curve at $f=f_{0}$. It can be shown that this choice leads to the following asymptote break frequencies:

$$
\begin{align*}
& t_{a}=\left\{e^{\pi / 2}\right\}^{-\frac{1}{20}} f_{0}  \tag{8.68}\\
& f_{n}=\left\{e^{\pi / 2}\right\}^{\frac{1}{2 d}} f_{0}
\end{align*}
$$

A better choice, which is consistent with the approximation (8.28) used for the real single pole, is

$$
\begin{align*}
& f_{t}=10^{-1 / 2 Q} f_{0}  \tag{8,69}\\
& f_{b}=10^{1 / 2 Q} \frac{f_{0}}{}
\end{align*}
$$

With this choice, the midfrequency asymptote has slope $-180 Q$ dogrees per decade. The phase asymptoles are summarized in Fig. 8.23. With $Q=0.5$, the phase changes from $0^{\circ}$ to $-180^{\circ}$ over a frequency span of approximately two decades, centered at the corner frequency $f_{0^{*}}$ Increasing the $Q$ causes this frequency span to decrease rapidly.

Second-order response magnitude and phase curves are plotted in Figs. 8.24 and 8.25.

Fig. 8.24 Exact magnitude curves, twopole response, for several values of $Q$.


Fig. 8.25 Exact phase curves, two-pole response, for several vailues of $Q$.


### 8.1.7 The Low-Q Approximation

As mentioned in Section 8.1.6, when the roots of second-order denominator polynomial of Eq. (8.53) are real, then we can factor the denominator, and construct the Bode diagram using the asymptotes for real poles. We would then use the following normalized form:

$$
\begin{equation*}
G(s)=\frac{1}{\left(1+\frac{s}{\omega_{1}}\right)\left(1+\frac{s}{\omega_{2}}\right)} \tag{8.70}
\end{equation*}
$$

This is a particularly desirable approach when the comer frequencies $\omega_{1}$ and $\omega_{2}$ are well separated in value.

The difficulty in this procedure lies in the complexity of the quadratic formula used to find the corner frequencies. Expressing the corner frequencies $\omega_{1}$ and $\omega_{2}$ in terms of the circuit clements $R_{r} L_{r} C$, etc., invariably leads to complicated and unilluminating expressions, especially when the circuit contains many elements. Even in the case of the simple circuit of Fig. 8.18, whose transfer function is given by $\mathrm{Eq} .(8.52)$, the conventional quadratic formula leads to the following complicated formula for the corner frequencies:

$$
\begin{equation*}
\omega_{1}, \omega_{2}=\frac{\frac{L}{R} \pm \sqrt{\left(\frac{L}{R}\right)^{2}-4 L C}}{2 L C} \tag{8.71}
\end{equation*}
$$

This equation yields essentially no insight regarding how the corner frequencies depend on the element values. For example, it can be shown that when the comer frequencies are well separated in value, they can be expressed with high accuracy by the much simpler relations

$$
\begin{equation*}
\omega_{1}=\frac{R}{L}, \quad \omega_{2}=\frac{1}{R C} \tag{8.72}
\end{equation*}
$$

In this case, $\omega_{1}$ is essentially independent of the value of $C_{\text {, }}$ and $\omega_{2}$ is essentially independent of $L_{r}$ yel Eq. ( 8.71 ) apparently predicts that both comer frequencies are dependent on all element values. The simple expressions of $\mathrm{Eq},(8.72)$ are far preferable to $\mathrm{Eq} .(8.71)$, and can be easily derived using the low- $Q$ approximation [2].

Let us assume that the transfer function has been expressed in the standard normalized form of Eq. (8.58), reproduced below:

$$
\begin{equation*}
G(s)=\frac{1}{1+\frac{y}{Q \omega_{0}}+\left(\frac{s}{\omega_{0}}\right)^{2}} \tag{8.73}
\end{equation*}
$$

For $Q \leq 0.5$, let us use the quadratic formula to write the real roots of the denominator polynomial of Eq. (8.73) as

$$
\begin{align*}
& \omega_{1}=\frac{\omega_{10}}{Q} \frac{1-\sqrt{1-4 Q^{2}}}{2} .  \tag{8.74}\\
& \omega_{2}=\frac{\omega_{0}}{Q} \frac{1+\sqrt{1}-\overline{4 Q^{2}}}{2} \tag{8.75}
\end{align*}
$$

Fig. 8.26 $F(Q)$ vs. $Q$, as given by Eq. (8.77). The approximation $F(Q)=1$ is within $10 \%$ of the exact value for $Q<3$.


The corner frequency $\omega_{2}$ can be expressed

$$
\begin{equation*}
\omega_{2}=\frac{\omega_{0}}{Q} F(Q) \tag{8.76}
\end{equation*}
$$

where $F(Q)$ is defined as [2]:

$$
\begin{equation*}
F(Q)=\frac{1}{2}\left(1+\sqrt{1-4 Q^{2}}\right) \tag{8.77}
\end{equation*}
$$

Note that, when $Q<0.5$, then $4 Q^{2} \leqslant 1$ and $F(Q)$ is approximately equal to 1 . We then obtain

$$
\begin{equation*}
\omega_{2}=\frac{\omega_{10}}{Q} \text { for } Q<\frac{1}{2} \tag{8.78}
\end{equation*}
$$

The function $F(Q)$ is plotted in Fig. 8.26. It can be secn that $F(Q)$ approaches 1 very rapidly as $Q$ decreases below 0.5 .

To derive a similar approximation for $\omega_{1}$, we can multiply and divide Eq (8.74) by $F(Q)$, Eq. (8.77). Upon simplification of the numerator, we obtain

$$
\begin{equation*}
\omega_{l}=\frac{Q \omega_{j}}{F(Q)} \tag{8.79}
\end{equation*}
$$

Again, $F(Q)$ tends to 1 for small $Q$. Hence, ( 0 , can be approximated as

$$
\begin{equation*}
\omega_{1}=Q \omega_{0} \quad \text { for } Q * \frac{1}{2} \tag{8.80}
\end{equation*}
$$

Magnitude asymptotes for the low- $Q$ case are summarized in Fig. 8.27. For $Q<0.5$, the two poles at $\omega_{0}$ split into real poles. One real pole occurs at corner frequency $\omega_{1}<\omega_{0}$, while the other cecurs at comer frequency $\omega_{2}>\omega_{0}$. The corner frequencies are easily approximated, using Eqs. (8.78) and (8.80).

For the filter citcuil of Fig. 8.18, the parameters $Q$ and $\omega_{i j}$ are given by Eq. (8.61). For the case when $Q \subset 0.5$, we can derive the following analytical expressions for the corner frequencies, using Eqs. (8.78) and (8.80):


So the low- $Q$ approximation allows us to derive simple design-oriented analytical expressions for the comer frequencies.

### 8.1.8 Approximate Roots of an Arbitrary-Degree Polynomial

The low- $Q$ approximation can be generalized, to find approximate analytical expressious for the roots of the $n^{r / t}$-order polynonual

$$
\begin{equation*}
P(s)=1+a_{1} s+a_{2} s^{2}+\cdots+a_{n} s^{n} \tag{8.8}
\end{equation*}
$$

It is desired to factor the polynomial $P(s)$ into the form

$$
\begin{equation*}
P(s)=\left(1+\tau_{1} s\right)\left(1+\tau_{2} s\right) \cdots\left(1+\tau_{n} s\right) \tag{8.83}
\end{equation*}
$$

In a real circuit, the coefficients $a_{1}, \ldots, a_{n}$ are real, while the time constants $\tau_{1+}, \ldots, \tau_{n}$ may be either real or complex. Very often, some or all of the time constants are well separated in value, and depend in a very simple way on the circuit element values. In such cases, simple approximate analytical expressions for the time constants can be derived.

The time constants $\tau_{1}, \ldots, \tau_{\mu}$, can be related to the original coetficients $a_{1}, \ldots, a_{n}$ by multiplying out Eq. (8.83). The result is

$$
\begin{align*}
& a_{1}=\tau_{1}+\tau_{2}+\cdots+\tau_{n} \\
& a_{2}=\tau_{1}\left(\tau_{2}+\cdots+\tau_{n}\right)+\tau_{2}\left(\tau_{3}+\cdots+\tau_{n}\right)+\cdots \\
& a_{3}=\tau_{1} \tau_{2}\left(\tau_{3}+\cdots+\tau_{n}\right)+\tau_{2} \tau_{3}\left(\tau_{4}+\cdots+\tau_{n}\right)+\cdots  \tag{8.84}\\
& \vdots \\
& a_{n}=\tau_{1} \tau_{2} \tau_{3} \cdots \tau_{n}
\end{align*}
$$

General solution of this system of equations amounts to exact factoring of the arbitrary degree polynomial, a hopeless task. Nonetheless, Eq. (8.84) does suggest a way to approximate the roots.

Suppose that all of the time constants $\tau_{1}, \ldots, \tau_{n}$ are real and well separated in value. We can further assume, without loss of generality, that the time constants are arranged in decreasing order of magni-
tude:

$$
\begin{equation*}
\left|\tau_{1}\right| \geqslant\left|\tau_{2}\right| \geqslant \cdots \geqslant\left|\tau_{n}\right| \tag{8.85}
\end{equation*}
$$

When the incqualities of Eq. (8.85) are satisfied, then the expressions for $a_{1}, \ldots, a_{n}$ of Eq. (8.84) are each dominated by their first terms:

$$
\begin{align*}
& a_{1}=\tau_{1} \\
& a_{2} \approx \tau_{1} \tau_{2} \\
& a_{3}=\tau_{1} \tau_{2} \tau_{3}  \tag{8.86}\\
& \vdots \\
& a_{n}=\tau_{1} \tau_{2} \tau_{3} \cdots \tau_{n}
\end{align*}
$$

These expressions can now be solved for the time constants, with the result

$$
\begin{align*}
& \tau_{1}=a_{1} \\
& \tau_{2}=\frac{a_{2}}{a_{1}} \\
& \tau_{3}=\frac{a_{3}}{a_{2}}  \tag{8.87}\\
& \vdots \\
& \tau_{n}=\frac{a_{n+1}}{a_{n-1}}
\end{align*}
$$

Hence, if

$$
\begin{equation*}
\left|a_{1}\right| \geqslant\left|\frac{a_{2}}{a_{1}}\right| \leqslant\left|\frac{a_{3}}{a_{2}}\right| \leqslant \cdots \leqslant\left|\frac{a_{n}}{a_{n-1}}\right| \tag{8.88}
\end{equation*}
$$

then the polynomial $P(s)$ given by Eq. (8.82) has the approximate factorization

$$
\begin{equation*}
P(x)=\left(1+a_{1} s\right)\left(1+\frac{a_{2}}{a_{1}} s\right)\left(1+\frac{a_{3}}{a_{2}} s\right) \cdots\left(1+\frac{a_{r}}{a_{n-1}} s\right) \tag{8.89}
\end{equation*}
$$

Note that if the original coefficients in Eq . (8.82) are simple functions of the circuit elements, then the approximate roots given by Eq. (8.89) are similar simple functions of the circuit elements. So approximate analytical expressions for the roots can be obtained. Numerical values are substituted into Eq. (8.88) to justify the approximation.

In the case where two of the roots are not well separated, then one of the inequalities of Eq. (8.88) is violated. We can then leave the corresponding terms in quadratic form. For example, suppose that inequality $k$ is not satisfied:

$$
\begin{equation*}
\left|a_{1}\right|>\left|\frac{a_{2}}{a_{1}}\right|>\cdots>\left|\frac{a_{k}}{a_{k-1}}\right| \geqslant\left|\frac{a_{k+1}}{a_{k}}\right| \geqslant \cdots>\left|\frac{a_{n_{1}}}{a_{n-1}}\right| \tag{8.90}
\end{equation*}
$$

Then an approximate factorization is

$$
\begin{equation*}
P(s)=\left(1+a_{1} s\right)\left(1+\frac{a_{2}}{a_{1}} s\right) \cdots\left(1+\frac{a_{k}}{a_{k-1}} s+\frac{a_{k+1}}{a_{k-1}} s^{2}\right) \cdots\left(1+\frac{a_{n}}{a_{n-1}} s\right) \tag{8.91}
\end{equation*}
$$

The conditions for accuracy of this approximation are

$$
\begin{equation*}
\left|a_{1}\right| \geqslant\left|\frac{a_{2}}{a_{1}}\right|>\cdots>\left|\frac{a_{k}}{a_{k-1}}\right|>\left|\frac{a_{k-2} a_{k+1}}{a_{k-1}^{2}}\right|>\left|\frac{a_{k+2}}{a_{k+1}}\right| \geqslant \cdots>\left|\frac{a_{n}}{a_{n-1}}\right| \tag{8.92}
\end{equation*}
$$

Complex conjugate roots can be approximated in this manner.
When the first inequality of Eq. (8.88) is violated, that is,

$$
\begin{equation*}
\left|a_{1}\right| *\left|\frac{a_{2}}{a_{1}}\right|>\left|\frac{a_{3}}{a_{2}}\right|>\cdots \geqslant\left|\frac{a_{n}}{a_{n-1}}\right| \tag{8.93}
\end{equation*}
$$

then the first two roots should be left in quadratic form:

$$
\begin{equation*}
P(s)=\left(1+a_{1} s+a_{2} s^{2}\right)\left(1+\frac{a_{3}}{a_{2}} s\right) \cdots\left(1+\frac{a_{n}}{a_{n-1}} s\right) \tag{8.94}
\end{equation*}
$$

This approximation is justified provided that

$$
\begin{equation*}
\left|\frac{a_{2}^{2}}{a_{3}}\right| \geqslant\left|a_{1}\right| \geqslant\left|\frac{a_{3}}{a_{2}}\right|>\left|\frac{a_{4}}{a_{3}}\right| \geqslant \cdots>\left|\frac{a_{n}}{a_{n-1}}\right| \tag{8.95}
\end{equation*}
$$

If none of the above approximations is justified, then there are three or more roots that are close in magnitude. One must then resort to cubic or higher-order forms.

As an example, consider the damped EMI filter illustrated in Fig. 8.28. Filters such as this are typically placed at the power input of a converter, to attenuate the switching harmonics present in the converter input current. By circuit analysis, on can show that this filter exhibits the following transfer function:

$$
\begin{equation*}
G(s)=\frac{i_{g}(s)}{i_{r}(s)}=\frac{1+s \frac{L_{1}+L_{2}}{R}}{1+s \frac{L_{1}+L_{2}}{R}+s^{2} L_{1} C+s^{3} \frac{L_{1} L_{2} C}{R}} \tag{8.96}
\end{equation*}
$$

This transfer function contains a third-order denominator, with the following coefficients:


Fig. 8.28 Input EMI filter example.

$$
\begin{align*}
& a_{1}=\frac{L_{1}+L_{2}}{R} \\
& a_{2}=L_{1} C  \tag{8.97}\\
& a_{3}=\frac{L_{1} L_{2} C}{R}
\end{align*}
$$

It is desired to factor the denominator, to obtain analytical expressions for the poles. The correct way to do this depends on the numerical values of $R, L_{1}, L_{2}$, and $C$. When the roots are real and well separated, then $\mathrm{Eq} .(8.89)$ predicts that the denominator can be factored as follows:

$$
\begin{equation*}
\left(1+s \frac{L_{1}+L_{2}}{R}\right)\left(1+s R C \frac{L_{1}}{L_{1}+L_{2}}\right)\left(1+s \frac{L_{2}}{R}\right) \tag{8.98}
\end{equation*}
$$

According to Eq. (8.88), this approximation is justified provided that

$$
\begin{equation*}
\frac{L_{1}+L_{2}}{R} \geqslant R C \frac{L_{1}}{L_{1}+L_{2}} \geqslant \frac{L_{2}}{R} \tag{8.99}
\end{equation*}
$$

These inequalities cannot be satisfied unless $L_{1} \geqslant L_{2}$. When $L_{1} \geqslant L_{2}$, then Eq. (8.99) can be further simplified to

$$
\begin{equation*}
\frac{L_{1}}{R} \geqslant R C>\frac{L_{2}}{R} \tag{8.100}
\end{equation*}
$$

The approximate factorization, Eq. (8.98), can then be further simplified to

$$
\begin{equation*}
\left(1+s \frac{L_{1}}{R}\right)(1+s R C)\left(1+s \frac{L_{2}}{R}\right) \tag{8.101}
\end{equation*}
$$

Thus, in this case the transfer function contains three well separated real poles. Equations (8.98) and (8.101) represent approximate analytical factorizations of the denominator of Eq. (8.96). Although numerical values must be substituted into Eqs. (8.99) or (8.100) to justify the approximation, we can nonetheless express Eqs. (8.98) and (8.101) as analytical functions of $L_{1}, L_{2}, R$, and $C$. Equations (8.98) and ( 8.101 ) are design-oriented, because they yield insight into how the element values can be chosen such that given specified pole frequencies are obtained.

When the second inequality of Eq. (8.99) is violated,

$$
\begin{equation*}
\frac{L_{1}+L_{2}}{R}>R C \frac{L_{1}}{L_{1}+L_{2}} \geq \frac{L_{2}}{R} \tag{8.102}
\end{equation*}
$$

then the second and third roots should be left in quadratic form:

$$
\begin{equation*}
\left(1+s \frac{L_{1}+L_{2}}{R}\right)\left(\left.1+s R C \frac{L_{1}}{L_{\mathrm{t}}+L_{2}}+s^{2} L_{1} \right\rvert\, L_{2} C\right) \tag{8.103}
\end{equation*}
$$

This expression follows from Eq. (8.91), with $k=2$. Equation (8.92) predicts that this approximation is justified provided that

$$
\begin{equation*}
\frac{L_{1}+L_{2}}{R} \geqslant R C \frac{L_{1}}{L_{1}+L_{2}} * \frac{L_{1} \| L_{2}}{L_{1}+L_{2}} R C \tag{8.104}
\end{equation*}
$$

In application of Eq. (8.92), we take $a_{0}$ to be equal to 1 . The inequalities of Eq ( 8.104 ) can be simplified to obtain

$$
\begin{equation*}
L_{1}>L_{2 \cdot} \quad \text { and } \quad \frac{L_{1}}{R} \geqslant R C \tag{8.105}
\end{equation*}
$$

Note that it is no longer required that $R C \nRightarrow L_{2} / R$. Equation (8.105) implies that factorization (8.109) can be further simplified to

$$
\begin{equation*}
\left(1+s \frac{L_{1}}{R}\right)\left(1+s R C+s^{2} L_{2} C\right) \tag{8.106}
\end{equation*}
$$

Thus, for this case, the transter function contains a low-frequency pole that is well separated from a highfrequency quadratic pole pair. Again, the factored result (8.106) is expressed as an analytical function of the element values, and consequently is design-oriented.

It the case where the first inequality of Eq. (8.99) is violated:

$$
\begin{equation*}
\frac{L_{1}+L_{2}}{R} \ngtr R C \frac{L_{1}}{L_{1}+L_{2}} \geqslant \frac{L_{2}}{R} \tag{8.107}
\end{equation*}
$$

then the first and second roots should be left in quadratic form:

$$
\begin{equation*}
\left(1+s \frac{L_{1}+L_{2}}{R}+s^{2} L_{1} C\right)\left(1+s \frac{L_{2}}{R}\right) \tag{8.108}
\end{equation*}
$$

This expression follows directly from Eq. (8.94). Equation (8.95) predicts that this approximation is justified provided that

$$
\begin{equation*}
\frac{L_{1} R C}{L_{2}} \geqslant \frac{L_{1}+L_{2}}{R}=\frac{L_{2}}{R} \tag{8.109}
\end{equation*}
$$

that is,

$$
\begin{equation*}
L_{1} \geqslant L_{2} \text { and } R C \geqslant \frac{L_{2}}{R} \tag{8.110}
\end{equation*}
$$

For this calse, the transfer function contains a low-frequency quadratic pole pair that is well separated from a high-frequency real pole. If none of the above approximations are justified, then all three of the roots are similar in magnitude. We must then find other means of dealing with the original cubic polynomial. Design of input filters, including the filter of Fig. 8.28, is covered in Chapter 10.

### 8.2 ANALYSIS OF CONVERTER TRANSFER FUNCTIONS

Let us next derive analytical expressions for the poles, zeroes, and asymptote gains in the transfer functions of the basic converters.


Fig. 8.29 Buck-boost converter equivalcnt circuit derived in Section 7.2.

### 8.2.1 Example: Transfer Functions of the Buck-Bonst Converter

The small-signal equivalent circuit model of the buck-boost converter is derived in Section 7.2 , with the result [Fig. 7.16 (b)] repeated in Fig. 8.29. Let us derive and plot the control-to-output and line-to-output transfer [unctions for this circuit.

The converter contains two independent ac inputs: the control input $\hat{d}(s)$ and the line input $\hat{v}_{g}(s)$. The ac output voltage variations $\hat{v}(s)$ can be expressed as the superposition of terms arising from these two inputs:

$$
\hat{b}(s)=G_{\mathrm{vd}}(s) d(s)+G_{\mathrm{rg}}(s) \hat{\rho}_{s}(s)
$$

Hence, the transfer functions $G_{v d}(s)$ and $G_{v g}(s)$ can be defined as

$$
\begin{equation*}
G_{\cdot u}(s)=\left.\frac{\hat{\theta}(s)}{\hat{d}(s)}\right|_{\dot{r}_{s}(s)=0} \text { and } \quad G_{v s}(s)=\left.\frac{\hat{v}(s)}{\dot{v}_{s}(s)}\right|_{\hat{d}(s)=0} \tag{8.112}
\end{equation*}
$$

To find the line-to-output transfer function $G_{v g}(s)$, we set the $\hat{d}$ sources to zero as in Fig. 8.30(a). We can then push the $v_{g}(s)$ source and the inductor through the transformers, to obtain the circuit of Fig. 8.30(b), The transter function $G_{r g}(s)$ is found using the voltage divider formula:
(a)

(b)


Fig. 8.30 Manipulation of huck-boost equivalent circuit to find the line-to-outpot transfer function $G_{v g}(s)$ : (a) set $\hat{d}$ sources to zero; (b) push inductor and $\hat{v}_{\text {s }}$ source through transformers.

$$
\begin{equation*}
G_{v g}(s)=\left.\frac{\hat{v}(s)}{\hat{v}_{g}(s)}\right|_{\tilde{d}(s)=0}=-\frac{D}{D} \frac{\left\{R \| \frac{1}{s C}\right)}{\frac{s L}{D^{2}}+\left(R \| \frac{1}{s C}\right)} \tag{8.113}
\end{equation*}
$$

We next expand the parallel combination, and express as a rational fraction:

$$
\begin{align*}
G_{\imath g}(s) & =\left(-\frac{D}{D^{\prime}}\right) \frac{\left(\frac{R}{1+s R C}\right)}{\frac{s L}{D^{2}}+\left(\frac{R}{1+s R C}\right)}  \tag{8.114}\\
& =\left(-\frac{D}{D^{\prime}}\right) \frac{R}{R+\frac{s L}{D^{\prime 2}}+\frac{s^{2} R L C}{D^{\prime 2}}}
\end{align*}
$$

We aren't done yet-the next step is to manipulate the expression into normalized form, such that the coellicients of $s^{0}$ in the numerator and denominator polynomials are equal to one. This can be accomplished by dividing the numerator and denominator by $R$ :

$$
\begin{equation*}
G_{v g}(s)=\left.\frac{\hat{v}(s)}{\hat{v}_{g}(s)}\right|_{\hat{N}^{( }(s)=0}=\left(-\frac{D}{D^{\prime}}\right) \frac{1}{1+s \frac{L}{D^{2} R}+s^{2} \frac{L C}{D^{2}}} \tag{8.115}
\end{equation*}
$$

Thus, the lite-to-output transfer function contains a dc gain $G_{g^{0}}$ and a quadratic pole pair:

$$
\begin{equation*}
G_{v g}(s)=G_{x 0} \frac{1}{1+\frac{s}{Q \omega_{0}}+\left(\frac{s}{\omega_{0}}\right)^{2}} \tag{8.116}
\end{equation*}
$$

Analytical expressions for the salient features of the line-to-output transfer function are found by equating like terms in Eqs. (8.115) and (8.116). The de gain is

$$
\begin{equation*}
G_{r 0}=-\frac{D}{D} \tag{8.117}
\end{equation*}
$$

By cquating the coefficients of $s^{2}$ in the denominators of Eqs. (8.115) and (8.116), we obtain

$$
\begin{equation*}
\frac{1}{\omega_{0}^{2}}=\frac{L C}{D^{2}} \tag{8.118}
\end{equation*}
$$

Hence, the angular comer frequency is

$$
\begin{equation*}
\omega_{0}=\frac{D}{\sqrt{L C}} \tag{8.119}
\end{equation*}
$$

By equating coefficients of $s$ in the denominators of Eqs. (8.115) and (8.116), we obtain

$$
\begin{equation*}
\frac{l}{Q \omega_{0}}=\frac{L}{D^{2} R} \tag{8.120}
\end{equation*}
$$

Elimination of $\omega_{0}$ using Eq. (8.119) and solution for $Q$ leads to
(a)

(b)


Fig. 8.31 Manipulation of buck-boost cquivalent circuit to find the control-to-output transfer function $G_{\text {wd }}(s)$ : (a) set $i_{g}$ source to zero; (b) push inductor and vollage source through transformer.

$$
\begin{equation*}
Q=D^{\prime} R \sqrt{\frac{C}{L}} \tag{8.121}
\end{equation*}
$$

Equations (8.117), (8.119), and (8.121) are the desired results in the analysis of the line-to-output transfer function. These expressions are useful not only in analysis situations, where it is desired to find numerical values of the salient features $G_{g \cdot 0}, \omega_{0}$, and $Q$, but also in design situations, where it is desired to select numerical values for $R, L$, and $C$ such that given values of the salient leatures are obtained.

Derivation of the control-to-output transfer function $G_{v d}(s)$ is complicated by the presence in Fig. 8.29 of three generators that depend on $\hat{d}(s)$. One good way to find $G_{p d}(s)$ is to manipulate the circuit model as in the derivation of the canonical model, Fig. 7.60. Another approach, used here, employs the principle of superposition. First, we set the $\hat{v}_{g}$ source to zero. This shorts the input to the $1: D$ transformer, and we are left with the circuit illustrated in Fig. $8.31(a)$. Next, we push the inductor and $\hat{d}$ voltage source through the $D^{\prime}: 1$ transformer, as in Fig. 8.31 (b).

Figure 8.31 (b) contains a $\hat{d}$-dependent voltage source and a $\hat{d}$-dependent current source. The transfer function $G_{w d}(s)$ can therefore be expressed as a superposition of terms anising from these two sources. When the cunent source is set to zero (i.e., open-circuited), the circuit of Fig. 8.32(a) is obtained. The output $\hat{\theta}(s)$ can then be expressed as

$$
\begin{equation*}
\frac{\hat{D}(s)}{\hat{d}(s)}=\left(-\frac{V_{x}-v}{D^{\prime}}\right) \frac{\left\{R \| \frac{L}{s C}\right)}{\frac{s L}{D^{\prime 2}}+\left(R \| \frac{1}{x C}\right)} \tag{8.122}
\end{equation*}
$$

When the voltage source is set to zero (i.e., short-circuited), Fig. 8.31 (b) reduces to the circuit illustrated in Fig. $8.32(b)$. The output $\hat{\phi}(s)$ can then be expressed as

$$
\frac{\hat{v}(s)}{d(s)}=\left\langle\left(\begin{array}{ccc}
s L  \tag{8.123}\\
D^{2}
\end{array}\|R\| \begin{array}{l}
1 \\
s C
\end{array}\right)\right.
$$

The transfer function $G_{w d}(s)$ is the sum of $\mathrm{Eqs}$. (8.122) and (8.123):

Fig. 8.32 Solution of the model ol Fig. $8.32(\mathrm{~b})$ by superposition: (a) current source sel to zero; (b) yoltage source set to zero.
(a)

(b)


$$
\begin{equation*}
G_{v d}(s)=\left(-\frac{V_{k}-V}{D^{\prime}}\right) \frac{\left(R \| \frac{1}{s C}\right)}{\frac{s L}{D^{2}}+\left(R \| \frac{1}{s C}\right)}+I\left(\frac{s L}{D^{2}}\|R\| \frac{1}{s C}\right) \tag{8.124}
\end{equation*}
$$

By algebraic manipulation, one can reduce this expression to

$$
\begin{equation*}
G_{v d}(s)=\left.\frac{\hat{p}(s)}{\hat{d}(s)}\right|_{\bar{v}_{g}(s)=0}=\left(-\frac{V_{s}-V}{D^{-}}\right) \frac{\left(1-s \frac{U}{D\left(\frac{V}{\left.V_{s}-V\right)}\right)}\right.}{\left(1+s \frac{L}{D^{2} R}+s^{2} \frac{L C}{D^{2}}\right)} \tag{8.125}
\end{equation*}
$$

This equation is of the form

$$
\begin{equation*}
G_{w d}(s)=G_{\mathrm{om}} \frac{\left(1-\frac{s}{\omega_{z}}\right)}{\left(1+\frac{s}{Q\left(u_{0}\right.}+\left(\frac{s}{c_{0}}\right)^{2}\right)} \tag{8.126}
\end{equation*}
$$

The denominators of Eq. (8.125) and (8.115) are identical, and hence $G_{\nu d}(s)$ and $G_{v g}(s)$ share the same of ${ }_{0}$ and $Q$, given by Eqs. (8.119) and (8.121). The dc gain is

$$
\begin{equation*}
G_{i f i}=-\frac{V_{g}-V}{D^{i}}=-\frac{V_{g}}{D^{\prime 2}}=\frac{V}{D D} \tag{8.127}
\end{equation*}
$$

The angular frequency of the zero is found by equating coefficients of $s$ in the numerators of Eqs. (8.125) and (8.126). One obtains

$$
\begin{equation*}
\omega_{z}=-\cdots \frac{D\left(V_{a}-V\right)}{L I}=\frac{D^{2} R}{D I} \quad(\mathrm{RHP}) \tag{8.128}
\end{equation*}
$$

This zero lies in the right half-plane. Equations ( 8.127 ) and ( 8.128 ) have been simplified by use of the de relationships

$$
\begin{gather*}
V=-\frac{D}{D^{\prime}} V_{s}  \tag{8.129}\\
I=-\frac{V}{D^{\prime} R}
\end{gather*}
$$

Equations (8.119), (8.121), (8.127), and (8.128) constitute the results of the analysis of the control-tooutput transfer function: analytical expressions for the salient reatures $\omega_{0}, Q, G_{\text {do }}$ and $\omega_{2}$. These expressions can be used to choose the element values such that given desired values of the salient features are obtained.

Having found analytical expressions for the salient features of the transfer functions, we can now plug in numerical values and construct the Bode plot. Suppose that we are given the following values:

$$
\begin{align*}
& D=0.6 \\
& R=10 \Omega \\
& V_{\mathrm{r}}=30 \mathrm{~V}  \tag{8.130}\\
& L=160 \mu \mathrm{H} \\
& C=160 \mu \mathrm{~F}
\end{align*}
$$

We can evaluate Eqs. (8.117), (8.119), (8.121), (8.127), and (8.128), to detemine numerical values of the salient features of the transfer functions. The results are:

$$
\begin{align*}
\left|G_{x^{0}}\right| & =\frac{D}{D^{\prime}}=1.5 \Rightarrow 3.5 \mathrm{~dB} \\
\left|G_{a 0}\right| & =\frac{|V|}{D D} D^{\mathrm{i}}=187.5 \mathrm{~V} \Rightarrow 45.5 \mathrm{dBV} \\
f_{0} & =\frac{C_{0}}{2 \pi}=\frac{D^{\prime}}{2 \pi \sqrt{L C}}=400 \mathrm{~Hz}  \tag{8.131}\\
Q & =D R \sqrt{\frac{C}{L}}=4 \Rightarrow 12 \mathrm{~dB} \\
f^{\prime} & =\frac{\omega_{z}}{2 \pi}=\frac{D^{\prime 2} R}{2 \pi D L}=2.65 \mathrm{kHz}
\end{align*}
$$

The Bode plot of the magnilude and phase of $G_{v d}$ is constructed in Fig. 8.33. The transter function contains a de gain of 45.5 dBV , resonant poles at 400 Hz having a $Q$ of $4 \Rightarrow 12 \mathrm{~dB}$, and a right half-plane zero at 2.65 kHz . The resonant poles contribute $-180^{\circ}$ to the high-frequency phase asymptote, while the right half-plane zero contributes $-90^{\circ}$. In addition, the inverting characteristic of the buck-boost converter leads to a $180^{\circ}$ phase reversal, not included in Fig. 8.33.

The Bode plot of the magnitude and phase of the line-to-output transfer function $G_{v g}$ is constructed in Fig. 8.34. This transfer function contains the same resonant poles at 400 Hz , but is missing the right half-plane zero. The de gain $G_{g 0}$ is equal to the conversion ratio $M(D)$ of the converter. Again, the $180^{\circ}$ phase reversal, caused by the inverting characteristic of the buck-boost converter, is not included in Fig. 8.34.


Fig. 8.33 Bode plot of the control-to-output transfer function $G_{w h}$ buck-boost converter example. Phase reversal owing to oulput voltage inversion is not included.


Fig. 8.34 Bode plot of the fine-to-output transfer function $G_{\text {rg }}$, buck-boost conventer example. Phase reversal owing to output voltage reversal is not included.

Table 8.2 Salient features of the small-signal CCM transfer functions of some basic dc-dc converters

| Converter | $G_{g 0}$ | $G_{d 0}$ | $\omega_{0}$ | $Q$ | $\omega_{z}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Buck | $D$ | $\frac{V}{D}$ | $\frac{1}{\sqrt{L C}}$ | $R \sqrt{\frac{C}{L}}$ | $\infty$ |
| Boost | $\frac{1}{D^{\prime}}$ | $\frac{V}{D}$ | $\frac{D^{\prime}}{\sqrt{L C}}$ | $D R \sqrt{\frac{C}{L}}$ | $D^{2} R$ |
| Buck-boost | $-\frac{D}{D^{\prime}}$ | $\frac{V}{D D}$ | $\frac{D^{\prime}}{\sqrt{L C}}$ | $D R \sqrt{\frac{C}{L}}$ | $\frac{D^{2} R}{D L}$ |

### 8.2.2 Transfer Functions of Some Basic CCM Converters

The salient features of the line-to-output and control-to-output transfer functions of the basic buck, boost, and buck-boost converters are summarized in Table 8.2. In each case, the control-to-output transfer function is of the form

$$
\begin{equation*}
G_{\mathrm{L} / \mathrm{d}}(s)=G_{\mathrm{aj}} \frac{\left(1-\frac{s}{\omega_{z}}\right)}{\left(1+\frac{s}{Q \omega_{\mathrm{q}}}+\left(\frac{s}{\omega_{\mathrm{B}}}\right)^{2}\right)} \tag{8.132}
\end{equation*}
$$

and the line-to-output transfer function is of the form

$$
\begin{equation*}
G_{v s}(s)=G_{50} \frac{1}{1+\frac{s}{Q \omega_{00}}+\left(\frac{s}{\omega_{0}}\right)^{2}} \tag{8.133}
\end{equation*}
$$

The boost and buck-boost converters exhibit control-to-output transfer functions containing two poles and a right half-plane zero. The buck converter $G_{u g}(s)$ exhibits two poles but no zero. The line-to-output transfer functions of all threc ideal converters contain two poles and no zeroes.

These results can be easily adapted to transformer-isolated versions of the buck, boost, and buck-boost converters. The transformer has negligible effect on the transfer functions $G_{v g}(s)$ and $G_{v d}(s)$, other than introduction of a tums ratio. For example, when the transformer of the bridge topology is driven symmetrically, its magnetizing inductance does not contribute dynamics to the converter smallsignal transfer functions. Likewise, when the transformer magnetizing inductance of the forward conventer is resel by the input voltage $v_{g}$, as in Fig. 6.23 or 6.28 , then it also contributes negligible dynamics. In all transformer-isolated conveners based on the buck, boost, and buck-boost converters, the line-tooutput transfer function $G_{p g}(s)$ should be multiplied by the transformer turns ratio; the transfer functions ( 8.132 ) and $(8.133)$ and the parameters listed in Table 8.2 can otherwise be directly applied.

### 8.2.3 Physical Origins of the Right Half-Plane Zero in Converters

Figure 8.35 contains a block diagram that illustrates the behavior of the right half-plane zero. At low frequencies, the gain (s/ $\omega_{i}$ ) has negligible magnitude, and hence $u_{\text {mut }}=u_{i r r}$ At high freguencies, where the

Fig. 8.35 Block diagran having a right half-plane zero transfer function, as in Eq. (8.32), with $\omega_{0}=\omega_{z}$.

magnitude of the gain (s/ $\omega_{z}$ ) is much greater than $1, \mu_{o+t} \approx-\left(s / \omega_{z}\right) u_{i n}$. The negative sign causes a phase reversal at high frequency. The implication for the transient response is that the output intially tends in the opposite direction of the linal value.

We have seen that the control-to-output transter functions of the boost and buck-boost converters, Fig. 8.36, exhibit RHP zeroes. Typical transient response waveforms for a srep change in duty cycle are illustrated in Fig. 8.37. For this example, the converter initially operates in equilibrium, at $d=0.4$ and $d=0.6$. Equilibrium inductor current $i_{L}(t)$, diode current $i_{D}(t)$, and output woltage $v(t)$ waveforms are illustrated. The average diode current is

$$
\begin{equation*}
\left\langle i_{D}\right\rangle_{r_{s}}=u^{\prime \prime}\left\langle i_{L}\right\rangle_{T_{s}} \tag{8.134}
\end{equation*}
$$

By capacitor charge balance, this average diode current is equal to the de load current when the converter operates in equilibrium. At time $t=t_{1}$, the duty cycle is increased to 0.6 . In consequence, $d$ decreases to 0.4. The average diode current, given by Eq. (8.134), therefore decreases, and the output capacitor begins to discharge. The output voltage magnitude initially decreases as illustrated.
(a)

(b)


Fig. 8.36 Two basic converters whose CCM control-to-output transfer functions exlibit RHP zeroes; (a) boost: (b) buck-boost.

Fig. 8.37 Waveforms of the converters of Fig. 8.36, for a step response in dury cycle. The average diode curent and output voltage initially decrease, as predicted by the RHP zero. Eventually, the inductor current increases, causing the average diode current and the output woltage to increase.


The increased duty cycle causes the inductor current to slowly increase, and hence the average diode current ceventually exceeds its original $d=0.4$ equilibrium value. The output voltage eventually increases in magnitude, to the new equilibrium value conesponding to $d=0.6$.

The presence of a right halt-planc zero tends to destabilize widc-bandwidth feedback loops, because during a transient the output initially changes in the wrong direction. The phase margin test for feedback $\operatorname{loop}$ stability is discussed in the next chapter, when a RHP zero is present, it is difficult to obtain an adequate phase margin in conventional single-loop feedback systems having wide bandwidth. Prediction of the right half-plane zero, and the consequent explanation of why the feedback loops controlling CCM boost and buck-boost converters tend to oscillate, was one of the early successes of averaged converter modeling.

### 8.3 GRAPHICAL CONSTRUCTION OF IMPEDANCES AND TRANSFER FUNCTIONS

Often, we can draw approximate Bode diagrams by inspection, withour large amounts of messy algebra and the inevitable associated algebra mistakes. A great deal of insight can be gained into the operation of the circuit using this method. It becomes clear which components dominate the circuit response at various frequencics, and so suitable approximations hecome obvious. Analytical expressions for the approximate corner frequencies and asymptotes can be obtained directly. Impedances and transfer functions of quite complicated networks can be constructed. Thus insight can be gained, so that the design engineer
can modify the citcuit to obtain a desired frequency response.
The graphical construction method, atso known as "doing algebra on the graph," involves use of a few simple rules for combining the magnitude Bode plots of impedances and transfer functions.

### 8.3.1 Scries Impedances: Addition of Asymptotes

A series connection represents the adtition of impedances. If the Bode diagrams of the individual impedance magnitudes are known, then the asymptotes of the series combination are found by simply taking the largest of the individual impedance asymptotes. In many cases, the result is exact. In other cases, such as when the individual asymptotes have the same slope, then the result is an approximation; nonetheless, the accuracy of the approximation can be quite good.

Consider the series-connected $R-C$ network of Fig. 8.38. It is desired to construct the magnitude asymptotes of the total series impedance $Z(s)$, where


Fig. 8.38 Series $R-C$ network example.

$$
\begin{equation*}
Z(s)=R+\frac{1}{s C} \tag{8.135}
\end{equation*}
$$

Let us first sketch the magnitudes of the individual impedances. The $10 \Omega$ resistor has an impedance magnitude of $10 \Omega \Rightarrow 20 \mathrm{~dB} \Omega$. This value is independent of frequency, and is given in Fig. 8.39. The capacitor has an impedance magnitude of $1 / \omega C$. This quantity varies inversely with $\alpha$, and hence its magnilude Bode plot is a line with slope $-20 \mathrm{~dB} /$ decade. The line passes through $1 \Omega \Rightarrow 0 \mathrm{~dB} \Omega$ at the angular frequency 0 where

$$
\begin{equation*}
-\frac{1}{6 C}=1 \Omega \tag{8.136}
\end{equation*}
$$

that is, at

$$
\begin{equation*}
0=\frac{1}{(\mathrm{I} \Omega) C}=\frac{1}{(1 \Omega)\left(10^{-6} \mathrm{~F}\right)}=10^{6} \mathrm{rad} / \mathrm{sec} \tag{8.137}
\end{equation*}
$$



Fig. 8.39 Impedance magnitudes of the individual elements in the network of Fig. 8.38.


Fig. 8.40 Construction of the composite asymptotes of $\|Z\|$. The asymptotes of the series combination can be approximated by simply selecting the larger of the individual resistor and capacitor asymptotes.

In terms of frequency $f$, this occurs at

$$
\begin{equation*}
f=\frac{\omega}{2 \pi}=\frac{10^{6}}{2 \pi}=159 \mathrm{kHz} \tag{8.138}
\end{equation*}
$$

So the capacitor impedance magnitude is a line with slope $-20 \mathrm{~dB} / \mathrm{dec}$, and which passes through $0 \mathrm{~dB} \Omega$ at 159 kHz , as shown in Fig. 8.39. It should be noted that, for simplicity, the asymptotes in Fig. 8.39 have been labeled $R$ and $1 / \omega C$. But to draw the Bode plot, we must actually plot $d B \Omega$; for example, $20 \log _{10}(R / \Omega)$ and $\left.20 \log _{10}(1 / 0 C) / \Omega\right)$.

Let us now construct the magnitude of $Z(s)$, given by Eq.(8.135). The magnitude of $Z$ can be approximated as follows:

$$
\|z(j \omega)\|=\left|R+\frac{1}{j \omega C}\right|=\left\{\begin{array}{cc}
R & \text { for } R>1 / \omega C  \tag{8.139}\\
\frac{1}{\omega C} & \text { for } R \ll 1 / \omega C
\end{array}\right.
$$

The asymptotes of the series combination are simply the larger of the individual resistor and capacitor asymptotes, as illustrated by the heavy lines in Fig. 8.40. For this exampie, these are in fact the exact asymptotes of $\|Z\|$. In the limiting case of zero frequency (dc), then the capacitor tends to an open circuit. The series combination is then dominated by the capacitor, and the exact function tends asynnptotically to the capacitor impedance magnitude. In the limiting case of infinite frequency, then the capacitor tends to a short circuit, and the total impedance becones simply $R$. So the $R$ and l/oC lines are the exact asymptotes for this example.

The corner frequency $f_{0}$, where the asymptotes intersect, can now be easily deduced. At angular frequency $\omega_{0}=2 \pi f_{0}$, the two asymptotes are equal in value:

$$
\begin{equation*}
\frac{1}{\omega_{0} C}=R \tag{8.140}
\end{equation*}
$$

Solution for $\omega_{y}$ and $f_{0}$ leads to:

$$
\begin{align*}
& \omega_{0}=\frac{1}{R C}=\frac{1}{(10 \Omega)\left(10^{\cdot 6} \mathrm{~F}\right)}=10^{5} \mathrm{rad} / \mathrm{sec}  \tag{8.141}\\
& f_{0}=\frac{\omega_{0}}{2 \pi}=\frac{1}{2 \pi R C}=16 \mathrm{kHz}
\end{align*}
$$

So if we can write analytical expressions for the asymptotes, then we can equate the expressions to find analytical expressions for the conner frequencies where the asymptotes intersect.

The deviation of the exact curve from the asymptotes follows all of the usual rules. The slope of the asymptotes changes by $+20 \mathrm{~dB} / \mathrm{decade}$ at the comer frequency $f_{0}$ (i.e., from $-20 \mathrm{dBQ} / \mathrm{dec}$ ade to $0 \mathrm{dBS} / \mathrm{decadc}$, and hence there is a zero at $f=f_{0}$. So the exact curve deviates from the asymptotes by $+3 \mathrm{~dB} \Omega$ at $f=f_{0}$, and by $+1 \mathrm{~dB} \Omega$ at $f=2 f_{0}$ and at $f=f_{0} / 2$.

### 8.3.2 Series Resonant Circuit Example

As a second example, let us construct the magnitude asymptotes for the series $R-L-C$ circuit of Fig. 8.41. The series impedance $Z(s)$ is

$$
\begin{equation*}
Z(s)=R+s L+\frac{1}{s C} \tag{8.142}
\end{equation*}
$$

The magnitudes of the individual resistor, inductor, and capacitor asymptotes are plotted in Fig. 8.42, for the values

$$
\begin{align*}
& R=1 \mathrm{k} \Omega \\
& L=1 \mathrm{mH}  \tag{8.143}\\
& C=0.1 \mu \mathrm{~F}
\end{align*}
$$

The series impedance $Z(s)$ is dominated by the capacitor at low frequency, by the resistor at mid frequencies, and by the inductor at high frequencies, as ilhustrated by the bold line in Fig. 8.42. The impedance $Z(s)$ contains a


Fig. 8.41 Series $R-L-C$ uetwork exanople. 7ero at angular frequency $\omega_{1}$, where the capacitor and resistor asymptotes intersect. By equating the expressions for the resistor and capacitor asymptotes, we can find $\omega_{1}$ :

$$
\begin{equation*}
R=\frac{1}{\omega_{1} C} \Rightarrow \omega_{1}=\frac{1}{R C} \tag{8.144}
\end{equation*}
$$

Fig. 8.42 Graphical construction of $\|Z\|$ of the series $R-L-C$ network of Fig. 8.41, for the element values specified by Eq. (8.143).



Fig. 8.43 Graphical construction of impedance asymptotes for the series $R-L-C$ network example with $R$ decreased to $10 \Omega$.

A second zero occurs at angular frequency $\omega_{2}$, where the inductor and resistor asymptotes intersect. Upon equating the expressions for the resistor and inductor asymptotes at $\omega_{2}$, we obtain the following:

$$
\begin{equation*}
R=\omega_{2} L \Rightarrow \omega_{2}=\frac{R}{L} \tag{8.145}
\end{equation*}
$$

So simple expressions for all imporlant features of the magnitude Bode plot of $Z(s)$ can be oblained directly. It should be noted that Eqs. (8.144) and (8.145) are approximate, rather than exact, expressions for the comer frequencies $\omega_{1}$ and $\omega_{2}$. Equations (8.144) and (8.145) coincide with the results obtained via the low- $Q$ approximation of Section 8.1.7.

Next, suppose that the value of $R$ is decreased to $10 \Omega$. As $R$ is reduced in value, the approximate corner frequencies $\omega_{1}$ and $\omega_{2}$ move closer together until, at $R=100 \Omega$, they are both $100 \mathrm{krad} / \mathrm{sec}$. Reducing $R$ further in value causes the asymptotes to become independent of the value of $R$, as illustrated in Fig. 8.43 for $R=10 \Omega$. The $\|Z\|$ asymptotes now switch directly from $\omega L$ to $\mathrm{I} / \omega C$.

So now there are two zeroes at $\omega=\omega_{0}$. At comer frequency $\omega_{0}$, the inductor and capacitor asymptotes are equal in value. Hence,

$$
\begin{equation*}
\omega_{0} L=\frac{1}{\omega_{0} C}=R_{0} \tag{8.146}
\end{equation*}
$$

Solution for the angular comer frequency $\Theta_{0}$ leads to

$$
\begin{equation*}
\omega_{0}=\frac{1}{\sqrt{I C}} \tag{8.147}
\end{equation*}
$$

Ar $0=\omega_{0}$, the inductor and capacitor impedances both have magnitude $R_{0}$, called the characteristic impedance.

Since there are two zeroes at $\omega=\omega_{0}$, there is a possibility that the two poles could be complex conjugates, and that peaking could occur in the vicinity of $\omega=\omega_{0}$. So let us investigate what the actual curve does at $\omega=\omega_{0}$. The actual value of the series impedance $Z\left(j \omega_{0}\right)$ is

$$
\begin{equation*}
Z\left(j \omega_{0}\right)=R+j \omega_{0} L+\frac{1}{j \omega_{0} \mathrm{C}} \tag{8.148}
\end{equation*}
$$



Fig. 8.44 Actual impedance magnitude (solid line) for the series resonant $R-L-C$ example. The inductor and capacitor impedances cancel out at $f=f_{0}$, and hence $Z\left(j \omega_{0}\right)=R$.

Substitution of Eq. (8.146) into Eq. (8.148) leads to

$$
\begin{equation*}
Z\left(j \mathrm{u}_{\mathrm{p}}\right)=R+j R_{\mathrm{p}}+\frac{R_{0}}{j}=R+j R_{0}-j R_{0}=R \tag{8.149}
\end{equation*}
$$

At $\omega=\omega_{0}$, the inductor and capacitor impedances are equal in magnitude but opposite in phase. Hence, they exactly cancel out in the series impedance, and we are left with $Z\left(j \omega_{0}\right)=R$, as illustrated in Fig. 8.44. The actual curve in the vicinity of the resonance at $\omega=\omega_{0}$ can deviate significantly from the asymptotes, because its value is determined by $R$ rather than $\omega L$ or $1 / \omega C$.

We know from Section 8.1 .6 that the deviation of the actual curve from the asymptotes at $\omega=$ $\omega_{0}$ is equal to $Q$. From Fig. 8.44, one can see that

$$
\begin{equation*}
|Q|_{\mathrm{AB}}=\left|K_{0}\right|_{\mathrm{AEC}}-|R|_{\mathrm{dBR} 2} \tag{8.150}
\end{equation*}
$$

or,

$$
\begin{equation*}
Q=\frac{R_{\mathrm{U}}}{R} \tag{8.151}
\end{equation*}
$$

Equations (8.146) to (8.151) are exact results for the series resonant circuit.
The practice of adding asymptotes by simply selecting the larger asymptote can be applied to transfer functions as well as impedances. For example, suppose that we have already constructed the magnitude asymptotes of two transfer functions, $G_{1}$ and $G_{2}$, and we wish to find the asymptotes of $G=$ $G_{1}+G_{2}$. At each frequency, the asymptote for $G$ can be approximated by simply selecting the larger of the asymptotes for $G_{1}$ and $G_{2}$ :

$$
G=G_{1}+G_{2}= \begin{cases}G_{1}, & \left|G_{1}\right|>\left|G_{2}\right|  \tag{8.152}\\ G_{2}, & \left|G_{2}\right|>\left|G_{1}\right|\end{cases}
$$

Corner frequencies can be found by equating expressions for asymptotes as illustrated in the preceding examples. In the next chapter, we will see that this approach yields a simple and powerful method for determining the closed-loop transfer functions of feedback systems.

### 8.3.3 Parallel Impedances: Inverse Addition of Asymptotes

A parallel combination represents inverse addition of impedances:

$$
\begin{equation*}
Z_{\text {pur }}=\frac{1}{\frac{1}{Z_{1}}+\frac{1}{Z_{2}}+\cdots} \tag{8.153}
\end{equation*}
$$

If the asymptotes of the individual impedances $Z_{1}, Z_{2}, \ldots$, are known, then the asymptotes of the paralleI combination $Z_{p a r}$ can be found by simply selecting the smallest individual impedance asymptote. This is true because the smallest impedance will have the largest inverse, and will dominate the inverse sum. As in the case of the series impedances, this procedure will often yield the exact asymptotes of $Z_{\text {pur }}$

Lel us construct the magnitude asyriptotes for the parallel $R-L-C$ network of Fig. 8.45, using the following element values:

$$
\begin{aligned}
& R=10 \Omega \\
& L=1 \mathrm{mHF} \\
& \mathrm{C}=0.1 \mu \mathrm{~F}
\end{aligned}
$$


lmpedance magnitudes of the individual elements are illustrated in Fig. 8.45 Parallel $R-L-C$ network Fig. 8.46. The asymptotes for the tolal parallel impedance $Z$ are example. approximated by simply selecting the smallest individual element impedance. as shown by the heavy line in Fig. 8.46. So the parallel impedance is dominated by the inductor at low frequency, by the resistor at mid frequencies, and by the capacitor at high frequency. Approximate expressions for the angular comer frequencies are again found by equating asymptotes:

$$
\begin{array}{ll}
\text { at } \omega=\omega_{1}, & R=\omega_{1} L \Rightarrow \omega_{1}=\frac{R}{L}  \tag{8.155}\\
\text { at } \omega=\omega_{2}, & R=\frac{1}{\omega_{2} C} \Rightarrow \omega_{2}=\frac{1}{R C}
\end{array}
$$

These expressions could have been obtained by conventional analysis, combined with the low- $Q$ approximation of Section 8.1.7.

Fig. 8.46 Construction of the somposite asyonptotes of $\|Z\|$, for the parallel $R-L-C$ example. The asymptotes of the parallel combination can be approximated by simply selecting the smallest of the individual resistor, inductor, and capacitor asymptotes.


Fig. 8.47 Graphical construction of impedance asynptotes for the parallel $R-L-C$ example, with $R$ increased to $1 \mathrm{k} \Omega$.


### 8.3.4 Parallel Resonant Circuit Example

Figure 8.47 illustrates what happens when the value of $R$ in the paraliel $R-L-C$ network is increased to $1 \mathrm{k} \Omega$. The asymplotes for $\|Z\|$ then become independent of $R$, and change directly from $\omega L$ to $1 / \omega C$ at angular frequency $\omega_{0}$. The corner frequency $\omega_{0}$ is now the frequency where the inducior and capacitor asymptotes have equal value:

$$
\begin{equation*}
\omega_{0} L=\frac{1}{\omega_{0} C}=R_{0} \tag{8.156}
\end{equation*}
$$

which implies that

$$
\begin{equation*}
\omega_{v}=\frac{1}{\sqrt{L C}} \tag{8.157}
\end{equation*}
$$

At $\omega=\omega_{0}$, the slope of the asymptotes of $\| Z 月$ changes from $+20 \mathrm{~dB} /$ decade to $-20 \mathrm{~dB} /$ decade, and hence there are two poles. We should investigate whether peaking occurs, by determining the exact value of $\|Z\|$ at $(\omega)=\left(0_{0}\right.$, as follows:

$$
Z\left(j \omega_{0}\right)=R\left\|j \omega_{0} L\right\| \frac{1}{j \omega_{0} C}=\frac{1}{\frac{1}{R}+\frac{1}{j \omega_{0} L}+j \omega_{0} C}
$$

Substitution of Eq. (8.156) into (8.158) yields

$$
\begin{equation*}
Z\left(j \omega_{0}\right)=-\frac{1}{\frac{1}{R}+\frac{1}{j R_{0}}+\frac{j}{R_{0}}}=\frac{1}{\frac{1}{R}-\frac{j}{R_{0}}+\frac{j}{R_{0}}}=R \tag{8.159}
\end{equation*}
$$

So at $\omega=\omega_{0}$ the impedances of the inductor and capacitor again cancel out, and we are left with $Z\left(j \omega_{0}\right)=R$. The values of $L$ and $C$ determine the values of the asymptotes, but $R$ determines the value of the actual curve at $\omega=\omega_{0}$.

The actual curve is illustrated in 8.48. The deviation of the actual curve from the asymptotes at $\omega=\omega_{0}$ is

Fig. 8.48 Actual impedance magnitude (solid line) for the parallel $R-L-C$ example. The inductor and capacitor impedances cancel out at $f=f_{0}$, and hence $Z\left(j \omega_{0}\right)=R$.


$$
\begin{equation*}
|Q|_{\mathrm{AB}}=|R|_{\mathrm{LBQ}}-\left|R_{0}\right|_{\mathrm{tPR},} \tag{8.160}
\end{equation*}
$$

or,

$$
\begin{equation*}
Q=\frac{R}{R_{0}} \tag{8.161}
\end{equation*}
$$

Equations ( 8.156 ) to (8.161) are exact results for the parallel resonant circuit.
The graphical construction method for impedance magnitudes is well known, and reactance paper can be purchased commercially. As illustrated in Fig. 8.49, the magnitudes of the impedances of various inductances, capacitances, and resistances are plotted on semilogarithmic axes. Asymptotes for the impedances of $R-L-C$ networks can be sketched directiy on these axes, and numerical values of corner frequencies can then be graphically determined.


Fig. 8.49 "Reactance paper": an aid for graphical construction of impedances, with the magnitudes of various inductive, capacitive, and resistive impedances preploted.


Fig. 8.50 Two-pole iow-pass filter based on voltage divider circuit: (a) transfer function $H(s)$, (b) determination of $Z_{\text {ept }}$ by setting independent sources to zero, (c) determination of $Z_{i m}(s)$.

### 8.3.5 Voltage Divider Transfer Functions: Division of Asymptotes

Usually, we can express transfer functions in terms of impedances-for example, as the ratio of two impedances. If we can construct these impedances as described in the previous sections, then we can divide to construct the transfer function. In this section, construction of the transfer function $H(s)$ of the two-pole $R-L-C$ low-pass fitter (Fig. 8.50) is discussed in detail. A filter of this form appears in the canorical model for two-pole converters, and the results of this section are applied in the converter examples of the next section.

The familiar voltage divider formula shows that the transfer function of this circuit can be expressed as the ratio of impedances $Z_{2} / Z_{i n}$, where $Z_{i, n}=Z_{1}+Z_{2}$ is the network input inpedance:

$$
\begin{equation*}
\frac{\hat{\bar{v}}_{2}(v)}{\hat{\bar{V}}_{1}(v)}=\frac{Z_{2}}{Z_{1}+Z_{2}}=\frac{Z_{2}}{Z_{i+1}} \tag{8.162}
\end{equation*}
$$

For this example, $Z_{1}(s)=s L_{\text {, }}$, and $Z_{2}(s)$ is the paraliel combination of $R$ and I/sC. Hence, we can find the transfer function asymptotes by constructing the asymptotes of $Z_{2}$ and of the series combination represented by $Z_{i n}$, and then dividing. Another approach, which is easier to apply in this example, is to multiply the numerator and denominator of Eq. (8.162) by $Z_{1}$ :


Fig. 8.51 Graphical consiruction of $H$ and $Z_{\text {our }}$ of the voltage divider circuit: (a) output impedance $Z_{\text {our }}$; (b) transfer function $H$.
(b)

$$
\begin{align*}
& \frac{\omega L}{\omega L}=1 \\
& \frac{\hat{v}_{2}(s)}{\hat{v}_{0}(s)}=\frac{Z_{2} Z_{1}}{Z_{1}+Z_{2}} \frac{1}{Z_{1}}=\frac{(1 / \omega C)}{(\omega L)}=\frac{1}{\omega_{\text {our }}\| \|} \tag{8.163}
\end{align*}
$$

where $Z_{\text {pur }}=Z_{1}$ il $Z_{2}$ is the output impedance of the voltage divider. So another way to construct the voltage divider transfer function is to first construct the asymptotes for $Z_{1}$ and for the parallel combination represented by $Z_{i m \text {, }}$, and then divide. This method is useful when the parallel combination $Z_{1}$ il $Z_{2}$ is easjer to construct than the series combination $Z_{1}+Z_{2}$. It often gives a different approximate result, which may be more (or sometimes less) accurate than the result obtained using $Z_{i s}$.

The output impedance $Z_{o u t}$ in Fig. 8.50(b) is

$$
\begin{equation*}
Z_{o w t}(s)=R\left\|\frac{1}{s C}\right\| s L \tag{8.164}
\end{equation*}
$$

The impedance of the parallel $R-L-C$ network is constructed in Section 8.3 .3 , and is illustrated in Fig. 8.5 (a) for the high- $Q$ case.

According to Eq. (8.163), the voltage divider transfer function magnitude is $\|H\|=\left\|Z_{\text {cra }}\right\| /$ $\left\|Z_{1}\right\|$. This quantity is constructed in Fig. 8.51 (b). For $\omega<\omega_{0}$, the asymptote of $\left\|Z_{\text {ort }}\right\|$ coincides with $\left\|Z_{1}\right\|$ : both are equal to $\theta L$. Hence, the ratio is $\left\|Z_{\text {wut }}\right\| /\left\|Z_{1}\right\|=1$. For $\theta>\omega_{0}$, the asymptote of $\left\|Z_{\text {out }}\right\|$ is $1 / \omega C$, while $\left\|Z_{I}\right\|$ is equal to $\omega L$. The ratio then becomes $\left\|Z_{o w f}\right\| /\left\|Z_{I}\right\|=1 / \omega^{2} L C$, and hence the high-


Fig. 8.52 Effect of increasing $L$ on the output impedance asymptotes, comer frequency, and $Q$-factor


Fig. 8.53 Small-signal model of the buck converter, with input impedance $Z_{u n}(s)$ and output impedance $Z_{\text {use }}(s)$ explicitly defined.
frequency asymptote has a $-40 \mathrm{~dB} /$ decide stope. At $\omega=\omega_{0},\left\|Z_{v i s}\right\|$ has exact value $R$, while $\left\|Z_{\|}\right\|$has exact value $R_{0}$. The ratio is then $\left\|H\left(j \omega_{0}\right)\right\|=\left\|Z_{\text {out }}\left(j \omega_{0}\right)\right\| /\left\|Z_{1}\left(j \omega_{0}\right)\right\|=R / R_{0}=Q$. So the filter transfer function $H$ has the same $\omega_{0}$ and $Q$ as the impedance $Z_{\text {sur }}$.

It now becomes obvions how variations in element values affect the salient features of the transfer function and output impedance. For cxample, the effect of increasing $L$ is illustrated in Fig. 8.52. This causes the angular resonant frequency $\omega_{0}$ to be reduced, and also reduces the $Q$-factor.

### 8.4 GRAPHICAL CONSTRUCTION OF CONVERTER TRANSFER FUNCTIONS

The small-signal equivalent circuit model of the buck converter, derived in Chapter 7, is reproduced in Fig. 8.53. Let us construct the transfer functions and terminal impedances of this converter, using the graphical approach of the previous section.

The output impedance $Z_{o w}(s)$ is found with the $\hat{d}(s)$ and $\hat{v}_{s}(s)$ sources set to zero; the circuit of Fig. 8.54(a) is then obtained. This model coincides with the parallel $R-L-C$ circuit analyzed in Sections 8.3.3 and 8.3.4. As illustrated in Fig. 8.54 (b), the output impedance is dominated by the inductor at low frequency, and by the capacitor at high frequency. At the resonant frequency $f_{6}$, given by

$$
\begin{equation*}
f_{0}=\frac{1}{2 \pi \sqrt{L C}} \tag{8.165}
\end{equation*}
$$

the output impedance is equal to the load resistance $R$. The $Q$-factor of the circuit is equal to


Fig. 8.54 Construction of buck conventer output impedance $Z_{\text {out }}$ ( $s$ ): (a) circuit inodel; (b) impedance asymptotes.


Fig. 8.55 Constuction of the input impedance $Z_{i p}$ (s) for the buck converter: (a) circuit model; (b) the individual resistor, inductor, and capacitor impedance magnitudes; (c) construction of the impedance magnitudes $\left\|Z_{1}\right\|$ and $\left\|Z_{2}\right\|$; (d) construction of $\left\|Z_{\text {cm }}\right\|$; (e) final result $\left\|Z_{i n}\right\|$.
(b)

(d)

(c)

(e)


$$
\begin{equation*}
Q=\frac{K}{R_{0}} \tag{8.166}
\end{equation*}
$$

where

$$
\begin{equation*}
R_{0}=\omega_{0} L=\frac{1}{\omega_{0} C}=\sqrt{\frac{L}{C}} \tag{8.167}
\end{equation*}
$$

Thus, the circuit is lightly damped (high $Q$ ) at light load, where the value of $R$ is large.
The converter input impedance $Z_{\text {in }}(s)$ is also found with the $d(s)$ and $\hat{v}_{g}$ (s) sources set to zero, as iltustrated in Fig. 8.55 (a). The input impedance is referred to the primary side of the $1: D$ transformer, and is equal to

$$
\begin{equation*}
Z_{\mathrm{in}}(s)=\frac{1}{D^{2}}\left[Z_{1}(s)+Z_{2}(s)\right] \tag{8.168}
\end{equation*}
$$

where

$$
\begin{equation*}
Z_{J}(s)=s L \tag{8.169}
\end{equation*}
$$

and

$$
\begin{equation*}
Z_{2}(s)=R \| \frac{1}{s C} \tag{8.170}
\end{equation*}
$$

We begin construction of the impedance asymptotes corresponding to Eqs. (8.168) to (8.170) by constructing the individual resistor, capacitor, and inductor impedances as in Fig. 8.55(b). The impedances in Fig. 8.55 are constructed for the case $R>R_{0}$. As illustrated in Fig. 8.55 (c), $\left\|Z_{1}\right\|$ coincides with the inductor reactance $\omega L$. The impedance $\left\|Z_{2}\right\|$ is asymptotic to resistance $R$ at low frequencies, and to the capacitor reactance $1 / \omega C$ at high frequency. The resistor and capacitor asymptotes intersect at comer frequency $f_{1}$, given by

$$
\begin{equation*}
f_{1}=\frac{1}{2 \pi R C} \tag{8.171}
\end{equation*}
$$

According to Eq. (8.168), the input impedance $Z_{i n}(s)$ is cqual to the series combination of $Z_{1}(s)$ and $Z_{2}(s)$, divided by the square of the tums ratio $D$. The asymptotes for the series combination $\left[Z_{1}(s)+Z_{2}(s)\right]$ are found by selecting the larger of the $\left\|Z_{1}\right\|$ and $\left\|Z_{2}\right\|$ asymptotes. The $\left\|Z_{1}\right\|$ and $\left\|Z_{2}\right\|$ asymptotes intersect at frequency $f_{0}$, given by Eq. (8.165). It can be seen from Fig. 8.55 (c) that the series combination is dominated by $Z_{2}$ for $f<f_{0}$, and by $Z_{1}$ for $f>f_{0}$ Upon scaling the $\left[Z_{1}(s)+Z_{2}[s)\right]$ asymptotes by the factor $1 / D^{2}$, the input impedance asymptotes of Fig. $8.55(c)$ are obtained.

The zeroes of $Z_{i n}(s)$, at frequency $f_{0}$, have the same $Q$-factor as the potes of $Z_{\text {out }}(s)[E q$, (8.166)]. One way to see that this is true is to note that the output impedance can be expressed as

$$
\begin{equation*}
Z_{v a r}(s)=\frac{Z_{1}(s) Z_{2}(s)}{Z_{1}(s)+Z_{2}(s)}=\frac{Z_{1}(s) Z_{2}(s)}{D^{2}} \frac{Z_{i s}(s)}{\text { and }} \tag{8.172}
\end{equation*}
$$

Hence, we can relate $Z_{\text {out }}(s)$ to $Z_{i n}$ (s) as follows:

$$
\begin{equation*}
Z_{m}(s)=\frac{1}{D^{2}} \cdot \frac{Z_{1}(s) Z_{2}(s)}{Z_{o w}(s)} \tag{8.173}
\end{equation*}
$$

The impedances $\left\|Z_{1}\right\|,\left\|Z_{2}\right\|$, and $\left\|Z_{\text {ous }}\right\|$ are illustrated in Fig. 8.55 (d). At the resonant frequency $f=f_{0}$. impedance $Z_{1}$ has magnitude $R_{0}$ and impedance $Z_{2}$ has magnitude approximately equal to $R_{0}$. The oulput impedance $Z_{\text {out }}$ has magnitude $R$. Hence, Eq. ( 8.173 ) predicts that the input impedance has the magnitude

$$
\begin{equation*}
\left|Z_{\text {iil }}\right|=\frac{1}{D^{i}} \frac{R_{0} R_{D}}{R} \quad \text { at } f=f_{0} \tag{8.174}
\end{equation*}
$$

At $f=f_{0}$ the asymplotes of the input impedance have magnitude $R_{0} / D^{2}$. The deviation from the asymptotes is thercfore equal to $Q=R / R_{0}$, as illustrated in Fig. $8.55(\mathrm{e})$.

The control-to-output transfer function $G_{y d}(s)$ is found with the $\hat{v}_{g}(s)$ source set to zero, as in Fig. $8.56(a)$. This circtit coincides with the voltage divider analyzed in Section 8.3.5. Hence, $G_{v a}(s)$ can be expressed as

$$
\begin{equation*}
G_{v i}(s)=V_{r} \frac{Z_{v u}(s)}{Z_{l}(s)} \tag{8.175}
\end{equation*}
$$

Fig. 8.56 Construction of the control-to-uutput transfer function $G_{w}(s)$ for the buck converter: (a) circuit model; (b) relevant impedance asymptotes;
(c) transter tunction $\left\|G_{\text {ma }}(s)\right\|$.
(b)
(c)
(a)


The quantities $\left\|Z_{o u t}\right\|$ and $\left\|Z_{1}\right\|$ arc consiructed in Fig. $8.56(\mathrm{~b})$. According to Eq. (8.175), we can construct $\left\|G_{v d}(s)\right\|$ by finding the ratio of $\left\|Z_{o u t}\right\|$ and $\left\|Z_{1}\right\|$, and then scaling the result by $V_{g}$. For $f<f_{0}$, || $Z_{\text {out }} \|$ and $\left\|Z_{1}\right\|$ are both equal to $\omega L$ and hence $\left\|Z_{\text {out }}\right\| /\left\|Z_{1}\right\|$ is equal to 1 . As illustrated in Fig. $8.56(c)$, the low-frequency asymptote of $\left\|G_{v(s)}\right\|$ has value $V_{g^{\prime}}$ For $f>f_{0},\left\|Z_{\text {orn }}\right\|$ has asymptote $1 / \omega C$, and $\left\|Z_{1}\right\|$ is equal to $\omega L$. Hence, $\left\|Z_{\text {out }}\right\| /\left\|Z_{1}\right\|$ has asymptote $1 / \omega^{2} L C$, and the high-frequency asymptote of $\left\|G_{\mathrm{vd}}(s)\right\|$ is equal to $V_{\varepsilon} / \omega^{2} L C$. The $Q$-factor of the two poles at $f=f_{0}$ is again equal to $R / R_{0}$.

The live-to-output trinsfer function $G_{\mathrm{vg}}(s)$ is found with the $\hat{d}(s)$ sources set to zero, as in Fig. 8.57(a). This circutt contains the same voltage divider as in Fig. 8.56, and additionally contains the $1: D$ transformer. The transfer function $G_{v g}(s)$ can be expressed as

Fig. 8.57 The line-to-output transler function $G_{\mathrm{vg}}(s)$ for the buck converter: (a) circuit model: (b) magnitude asymptotes.

(b)



Fig. 8.58 Key features and functions of a nework analyzer: sinusoidal source of controllable amplitude and fequency, wo inputs, and determination of relative magnitude and phase of the input components at the injection ficquency.

$$
\begin{equation*}
G_{v s}(s)=D^{\frac{Z_{\operatorname{ts}}(s)}{Z_{1}(s)}} \tag{8.176}
\end{equation*}
$$

This expression is similar to Eq. (8.175), except for the scaling factor of $D$. Therefore, the line-to-output transfer function of Fig. $8.57(\mathrm{~b})$ has the same shape as the control-to-output transfer finction $G_{\text {wa }}(s)$,

### 8.5 MEASUREMENT OF AC TRANSFER FUNCTIONS AND IMPEDANCES

It is good engineering practice to measure the transfer functions of prototype converters and converter systems. Such an exercise can verify that the system has been correctly modeled and designed. Also, it is often useful to characerize individual circtit elements through measurement of their teminal impedances.

Small-signal ac magnitude and phase measurements can be made using an instrument known as a network analyzer, or frequency response analyzer. The key inputs and outputs of a basic network analyzer are illustrated in Fig, 8.58. The network analyzer provides a sinusoidal output voltage $\hat{v}_{z}$ of controllable amplitude and frequency. This signal can be injected into the system to be measured, at any desired location. The network analyzer also has two (or more) inputs, $\hat{v}_{x}$ and $\hat{v}_{y}$, The return electrodes of $\hat{v}_{\dot{\sigma}}, \hat{v}_{y^{\prime}}$ and $\hat{v}_{x}$ are internally connected to earth ground. The network analyer performs the function of a narrowband tracking voltmeter: it measures the components of $\hat{v}_{s}$ and $\hat{v}_{y}$ at the injection frequency, and displays the magnitude and phase of the quantity $\hat{v}_{y} / \hat{v}_{x}$. The narrowband tracking voltmeter feature is essential for switching converter measurements; otherwise, switching ripple and noise corrupt the desired sinusoidal signals and make accurate measurements impossible [3]. Modern network analyzers can atomatically sweep the frequency of the injection source $\hat{v}_{z}$ to generate magnitude and phase Bode plots of the transfer function $\hat{v}_{y} / \hat{v}_{x^{*}}$

A typical test setup for measuring the transfer function of an amplifier is illostrated in Fig. 8.59. A potentiometer, connected betwenn a de supply voltage $V_{C C}$ and ground, is used to bias the


Fig. 8.59 Measurement of a transfer function.
amplifer input to attain the correct quiescent operating point. The injection source voltage $\hat{v}_{z}$ is coupled to the amplifier input terminals via a do blocking capacitor. This blocking capacitor prevents the injection voltage source from upsetting the dc bias. The network analyzer inputs $\hat{v}_{x}$ and $\hat{v}_{y}$ are connected to the input and output terminals of the amplifier. Hence, the measured transfer function is

$$
\begin{equation*}
\frac{\hat{v}_{y}(s)}{v_{s}(s)}=G(s) \tag{8.177}
\end{equation*}
$$

Note that the blocking capacitance, bias potentiometer, and $\hat{p}_{\bar{\varepsilon}}$ amplitude have no effect on the measured transfer function

An impedance

$$
\begin{equation*}
Z(s)=\frac{\hat{\hat{p}}(s)}{\hat{i}(s)} \tag{8.178}
\end{equation*}
$$

can be measured by treating the impedance as a transfer function from current to voltage. For example, measurement of the output impedance of an amplifier is illustrated in Fig. 8.60. The quiescent operating condition is again cstablished by a potentiometer which biases the amplifier input. The injection source $\hat{v}_{z}$ is coupled to the amplifier output through a de blocking capacitor. The injection source voltage $\hat{v}_{z}$ cxcites a current $i_{\text {wret }}$ in impedance $Z_{3}$. This current flows into the output of the amplifier, and excites a


Fig. 8.60 Measurement of the output impedance of a circuit.
voltage across the amplifier output impedance:

A current probe is used to measure $\hat{i}_{\text {ar }}$. The curent probe produces a voltage proportional to $\hat{i}_{\text {arr }}$, his voltage is connected to the network analyzer input $v_{x}$. A voltage probe is used to measure the amplifier output voltage $\hat{v}_{y}$. The network analyzer displays the transfer function $\hat{v}_{y} / \hat{v}_{\lambda^{\prime}}$, which is proportional to $Z_{m i r}$. Note that the value of $Z_{x}$ and the amplitude of $\hat{v}_{z}$ do not affect the measurentent of $Z_{\text {our }}$.

In power applications, it is sometimes necessary to measure impedances that are very small in magnitude. Grounding problems[4] cause the test setup of Fig. 8.60 to fail in such cases. The reason is illustrated in Fig. $8.61(a)$. Since the return connections of the injection source $\hat{\nu}_{z}$ and the analyzer input $\hat{\nu}_{y}$ are both comected to carth ground, the injected current $\hat{i}_{\text {sut }}$ can return to the source through the return connections of either the injection source or the volage probe. In practice, $\hat{i}_{\text {om }}$ divides between the two paths according to their relative impedances. Hence, a significant current ( $1-k$ ) $\hat{i}_{\text {mrm }}$ flows through the returts comection of the voltage probe. If the voltage probe return connection has some total contact and wiring impedance $Z_{p m b e}$, then the current induces a voltage drop $(1-k) \hat{i}_{i m \mathrm{~m}} Z_{p m b e}$ in the voltage probe wiring, as illustated in Fig. 8.6 l (a). Hence, the network analyzer does not correctly measure the voltage drop across the impedance $Z$. If the intemal ground connections of the network analyzer have negligible impodance, then the network analyzer will display the following impedance:

$$
\begin{equation*}
Z+(1-k) Z_{a+m b}=Z+Z_{\text {mom }} \| Z_{i z} \tag{8.180}
\end{equation*}
$$

Here, $Z_{r z}$ is the impedance of the injection source return contuection. So to obtain an accurate meashement, the following condition must be satisfied:

$$
\begin{equation*}
\|Z\|>\left\|\left\{Z_{\text {mrisic }} \| Z_{\mathrm{rr}}\right)\right\| \tag{8.181}
\end{equation*}
$$



Fig. 8.61 Measurement of a small impedance $Z(y):(a)$ current fowing in the return conmection of the voltage probe induces a voltage drop that compts the measurement; (b) an inproved experiment, incorporating isolation of the injection source.

A typical lower limit on $\|Z\|$ is a few lens or hundreds of milliohms.
An improved test setup for measurement of snall impedances is illustrated in Fig. 8.61(b). An isolation transformer is inserted between the injection source and the dc blocking capacitor. The return connections of the voltage probe and injection source are no longer in parallel, and the injected current $\hat{i}_{\text {oud }}$ must now return entirely through the injection source return connection. An added benefit is that the transformer turns ratio $n$ can be increased, to better match the injection source impedance to the impedance under test. Note that the impedances of the transformer, of the blocking capacitor, and of the probe and injection source retum connections, do not affect the measurement. Much smaller impedances can therefore be measured using this improved approach.

### 8.6 SUMMARY OF KEY POINTS

1. The magnitude Bode diagrams of functions which vary as $\left(f f f_{0}\right)^{2}$ have slopes equal to 20 n dB per decade, and pass through 0 dB at $f=f_{0}$.
2. It is good practice to express transfer functions in normalized pole-zero form; this form directly exposes expressions for the salient features of the response, that is, the comer freguencies, reference gain, ete.
3. The right half-plane zero exhibits the magnitude response of the left half-plane zero, but the phase response of the pole.
4. Poles and zeroes can be expressed in frequency-inverted form, when it is desirable to refer the gain to a high-frequency asymptote.
5. A two-pole response can be written in the standard normalized form of Eq. (8.58). When $Q>0.5$, the poles are complex conjugates. The magnitude response then exhibits peaking in the vicinity of the comer lrequency, with ar exact value of $Q$ at $f=f_{0}$. High $Q$ also causes the phase to change sharply near the corner frequency.
6. When $Q$ is less than 0.5 , the two pole response can be ploted as two real poles. The low $Q$ approximation predicts that the two poles occur at frequencies $f_{0} / Q$ and $Q f_{0}$. These frequencies are within $10 \%$ of the exact values for $Q \leq 0.3$.
7. The low- $Q$ approximation can be extended to lind approximate roots of an arbitrary degree polynomial. Approximate analytical expressions for the salient features can be derived. Numerical values are uscod to justify the approximations.
8. Salient features of the transfer functions of the buck, boost, and buck-boost converters are tabulated in Section 8.2.2. The line-to-oulput transfer functions of these converters contain two poles. Their control-tooutput transfer functions contain two poles, and may additionally contain a right half-plane zero.
9. Approximate magtitude asymptotes of impedances and transfer functions can be easily derived by graphical construction. This approach is a useful supplement to conventional analysis, because it yields physical itasight into the circuit behavior, and because it exposes suitable approximations. Several examples, including the impedances of basic series and parallel resonant circuits and the transfer function $F(s)$ of the voltage divider circuit, are worked in Section 8.3. The input impedance, output impedance, and transfer functions of the buck converter are constructed in Section 8.4, and physical origins of the asymptotes, corner frequencies, and $Q$-factor are found.
10. Measurement of transfer functions and impedances using a network analyzer is discussed in Section 8.5 . Caretul attention to ground connections is important when measuring small impedances.

## References

[1] R.D. Midolebrook, "Low Entropy Expressions: The Key to Design-Oriented Analysis," IEEE Fromtiers, in Ectucation Conference, 1991 Proceeding5, pp. 399-403, Sept 1991.
[2] R. D. MiDdlebrook, "Methods of Design-Otiented Analysis: Tbe Quadratic Equation Revisited," IEEE Frontiers in Education Conferente, 1992 Proceedings, pp. 95-102, Nov. 1991.
[3] F. Barzegar, S. Cuk, and R. D. Middlebrook, "Using Small Computers to Model and Measure Magnitude and Phase of Regulator Transter Functions and Loop Gain." Proceedings of Powercon 8, April 1981. Also in Advances in Switched-Mode Power Conversion, Irvine: Teslaco, Vol. 1, pp. 251-278, 1981.
[4] H. W. Ott, Noise Reduction Techniques in Electronic Systemts, 2 nd edit, New York: John Wiley \& Sons, 1988, Chapter 3.

## Problems

8.1 Express the gains represented by the asymptotes of Figs. 8.62(a) to (c) in lactored pole-zero form. You may assume that all poles and zeroes have negative real parts.
(a)

(b)

(c)


Fig. 8. 62 Gain asymptotes for Problem 8.1.
8.2 Express the gains represented by the asymptotes of Figs, $8.63(\mathrm{a})$ to (c) in factored pole-zero form. You may assume that all poles and zeroes have negative real parts.
8.3 Derive analytical expressions for the low-frequency asyonptetes of the magnitude Bode plots shown in Fig. $8.63(\mathrm{a})$ to (c).
8.4 Derive analytical expressions for the three magnitude asymptotes of Fig. 8.16.


Fig. 8.63 Gain asymptotes for Problens 8.2 and 8.3 .
8.5 An experimentally measured transfer function. Figure 8.64 contains experimentally measured magnitude and phase data for the gain function $A(s)$ of a certain amplifier. The object of this problem is to find an expression for $A(s)$. Operlay asymptotes as appropriate on the magnitude and phase data, and hence deduce numerical values for the gain asymptotes and comer frequencies of $A(s)$. Your magnitude and


Fig. 8.64 Experimentally-rneasured magnitude and phase data, Problem 8.5.
phase asymptotes must, of course, follow ali of the nules: magnitude slopes must be multiples of $\pm 20 \mathrm{~dB}$ per decade, phase slopes for real poles must be multiples of $\pm 45^{\circ}$ per decade, etc. The phase and magnitude asy mptotes must be consistent with each other.

It is suggested that you starl by guessing $A(s)$ based on the magnitude data. Then construct the phase asymptotes for your guess, and compare then with the given data. If there are discrepancies, then modify your guess accordingly and redo your magnitude and phase asympotes. You should turn in: (1) your analytical expression for $A(s)$, with numerical values given, and (2) a copy of Fig. 8.64, with your magnitude and phase asymptotes superimposed and with all break frequencics and slopes clearly labeled.
8.6 An experimentaily-measured impedance. Figure 8.65 contains experimentally measured magnitude and phase data for the driving-point impedance $Z(s)$ of a passive network. The object of this problem is the find an expression for $\mathbb{Z}(s)$. Overlay asymptotes as appropriate on the magnitude and phase data, and hence deduce numerical walues for the salicnt features of the impedance function. You should turn in: (1) your analytical expression for $Z(s)$, with numerical values given, and (2) a copy of Fig. 8.65, with your magnitude and phase asymptotes superimposed and with all salient features and asymptote slopes clearly labeled.

Fig. 8.65 Impedance magnitude and phase data, Problem 8.6.

8.7 In Section 7.2.9, the small-signal ac model of a nonideal fyback converter is derived, with the result illustrated in Fig. 7,27. Construct a Bode plot of the magnitude and phase of the converter output impedance $Z_{\text {ouf }}(s)$. Give both analytical expressions and numerical values for all important features in your plot, Note: $Z_{\text {our }}(s)$ includes the load resistance $R$. The element values are: $D=0.4, n=0.2, R=6 \Omega$, $L=600 \mu \mathrm{H}, C=100 \mu \mathrm{~F}, R_{o m}=5 \Omega$.
8.8 For the nonideal flyback converter modeled in Section 7.2.9:
(a) Derive analytical expressions for the control-to-output and line-to-output transfer functions $G_{v i}(s)$ and $G_{p s}(s)$. Express your results in standard normalized form.
(b) Derive analytical expressions for the salient features of these transfer functions.
(c) Construct the magnitude and phase Bode plots of the control-to-output transfer function, using
the following values: $n=2, V_{g}=48 \mathrm{~V}, D=0.3, R=5 \Omega, L=250 \mu \mathrm{H}, C=100 \mu \mathrm{~F}, R_{\mathrm{pm}}=1.2 \Omega$. Label the numerical values of the constant asymptotes, all comer frequencies, the $Q$-factor, and asymptote slopes.
8.9 Magnitude Bode diagram of an $R-L$-C filer circuit. For the filter circuit of Fig. 8.66, construct the Bode plos for the magnitudes of the Thevenin equivalent output impedance $Z_{\text {nut }}$ and the transfer function $H(s)$ $=v_{2} v_{1}$. Plot your results on semilog graph paper. Giwe approximate analytical expressions and numerical values for the important corner frequencies and asymptotes. Do all of the elements significantly affect $Z_{\text {our }}$ and $H$ ?


Fig. 8.66 Filter circuit of Problem 8.9.
8.10 Operational amplifier filter circuit. The op amp circuit shown in Fig. 8.67 is a practical realization of what is known as a PID controller, and is sometimes used to modify the loop gain of feedback circuits to improve their performance, Using semilog graph paper, sketch the Bode diagram of the magnitude of the transfer function $v_{2}(s) j v_{1}(s)$ of the circuit shown. Label all comer frequencies, flat asymptote gains, and asymptote slopes, as appropriate, giving both analytical expressions and numerical values. You may assume that the op amp is ideal.


Fig. 8.67 Op-atmp PID contoller circuit. Problem 8.10.
8.1] Phase asymptotes. Construct the phase asymptotes for the transfer function $v_{2}(s) / v_{1}(s)$ of Problem 8.10. Label all break frequencies, liat asymptotes, and asymptote slopes,
8.12 Construct the Bode diagram for the magnitude of the output impedance $Z_{\text {out }}$ of the network shown in Fig. 8.68. Give suitable analytical expressions for each asymptote, corner frequency, and $Q$-factor, as appropriatc. Justify any approximations that you use.
The component walues are:

$$
\begin{array}{ll}
L_{\mathrm{L}}=100 \mu \mathrm{H} & L_{2}=16 \mathrm{mH} \\
C_{1}=1000 \mu \mathrm{~F} & C_{2}=10 \mu \mathrm{~F} \\
R_{\mathrm{t}}=5 \Omega & R_{2}=50 \Omega
\end{array}
$$



Fig. 8.68 Filter network of Problemi 8.12.
8.13 The two section input filter in the circuit of Fig. 8.69 should be designed such that its output impedance $\left.Z_{\text {rur }}\right|_{v_{s}}=0$ mees certain input filter design criteria, and hence it is desirable to construct the Bode plot for the magnitude of $Z_{x}$. Although this filter contains six reactive clements, || $Z_{s}| |$ can nonetheless be constructed in a relatively strabghtforward manier using graphical construction techniques. The element values are:

$$
\begin{array}{ll}
L_{1}=32 \mathrm{mH} & C_{1}=32 \mu \mathrm{~F} \\
L_{2}=400 \mu \mathrm{H} & C_{2}=6.8 \mu \mathrm{~F} \\
L_{3}=800 \mu \mathrm{H} & R_{1}=10 \Omega \\
L_{4}=1 \mu \mathrm{H} & R_{2}=1 \Omega
\end{array}
$$

(a) Construct $\left\|Z_{s}\right\|$ using the "algebra on the graph" method. Give simple approximate analytical expressions for all asymptotes and corner frequencies.
(b) It is desired that $\|\left|Z_{i}\right| \mid$ be approximately equal to $5 \Omega$ at 500 Hz and $2.5 \Omega$ at 1 kHz . Suggest a simple way to accomplish this by changing the value of one component.


Fig. 8.69 Input filter circuit of Problem 8.13.
8.14 Construct the Bode plot of the magnitude of the output impedance of the filter illustrated in Fig. Fig. 8.70. Give approximate analytical expressions for each corner frequency. No credit will be given for computer-generated plots.
8.15 A certain open-kop buck-boos converter contains an input filter. Its smati-signal ac model is shown in Fig. 8.71, and the clement values are specified below. Construct the Bode plot for the magnitude of the converter output impedance $\left\|Z_{\text {our }}(s)\right\|$. Label the values of all important corner frequencies and asymplotes.

$$
\begin{array}{ll}
D=0.6 & L_{f}=150 \mu \mathrm{H} \\
R=6 \Omega & C_{f}^{\prime}=I 6 \mu \mathrm{~F} \\
C=0.33 \mu \mathrm{~F} & C_{b}=2200 \mu \mathrm{~F} \\
L=25 \mu \mathrm{H} & R_{f}=1 \Omega
\end{array}
$$



Fig. 8.70 Inpul filter circuil of Problem 8.14.


Fig. 8.71 Small-signal model of a buck-boost converter with input filter, Problem 8.15.
8.16 The small-signal equations of the Watkins-Johnson converter operating in continuous conduction mode are:

$$
\begin{aligned}
& L \frac{d \hat{l}(t)}{d t}=-D v(t)+\left(2 V_{g}-V\right) \hat{d}(t)+\left(D-D^{\prime}\right) \hat{v}_{g}(t) \\
& C \frac{d v(t)}{d t}=D i(t)-\frac{\hat{p}(t)}{R} \\
& \hat{i}_{A^{\prime}}(t)=\left(D-D^{\prime}\right) \hat{i}(t)+2 L \hat{d}(t)
\end{aligned}
$$

(a) Derive analytical expressions for the line-to-outpat transfer function $G_{\nu g}$ ( $s$ ) and the control-tooutput transfer function $G_{u d}(s)$.
(b) Derive analytical expressions for the salient features (de gains, comer frequencies, and $Q$-factors) of the transfer functions $G_{v_{g}}(s)$ and $G_{v d}(s)$. Express your results as functions of $V_{g}, D, R, L$, and $C$.
(c) The converter operates at $V_{g}=28 \mathrm{~V}, D=0.25, R=28 \Omega, C=100 \mu \mathrm{~F}, L=400 \mu \mathrm{~F}$. Sketch the Bode diagram of the magnitude and phase of $G_{v d}(s)$. Label salient features.
8.17 The element values in the buck converter of Fig. 7.68 are:

$$
\begin{array}{ll}
V_{g}=120 \mathrm{~V} & D=0.6 \\
R=10 \Omega & R_{g}=2 \Omega \\
L=550 \mu \mathrm{H} & C=100 \mu \mathrm{~F}
\end{array}
$$

(a) Determine an analytical expression for the control-to-output transfer function $G_{\gamma g}(s)$ of this converter.
(b) Find analytical expressions for the salient features of $G_{v g}(s)$.
(c) Construct magnitude and phase asymptotes for $G_{\mathrm{vg}^{\prime}}$ Label the numerical values of all slopes and
other important features.

A wo-section $L-C$ filter has the following transfer function:

$$
G(s)=-\frac{1}{1+s\left(\frac{L_{1}+L_{2}}{R}\right)+s^{2}\left(L_{1}\left(C_{1}+C_{2}\right)+L_{2} C_{2}\right)+s^{3}\left(\frac{L_{1} L_{2} C_{1}}{R}\right)+s^{4}\left(L_{1} L_{2} C_{1} C_{2}\right)}
$$

The element values are:

$$
\begin{array}{ll}
R=50 \mathrm{mQ} & \\
C_{1}=680 \mu F & C_{2}=4.7 \mu \mathrm{~F} \\
L_{1}=500 \mu \mathrm{H} & L_{2}=50 \mu \mathrm{H}
\end{array}
$$

(a) Factor $G(s)$ into approximate real and guadratic poles, as appropriate. Give analytical expressions for the salient features. Justify your approximation using the oumerical element values.
(b) Construct the magnitude and phasc asymptotes of $G(s)$.
(c) It is desired to reduce the $Q$ to 2 , without significantly changing the corner frequencies or other features of the response. It is possible to do this by changing only two element values. Specify how to accomplish this.
$D=0.6$. On semi-log axes, construct the magnitude and phase Bode plots of
(a) the control-to-oupput transfer function $G_{w d}(s)$.
(b) the linc-to-output thansfer function $G_{\text {ug }}(s)$,
(c) the output impedance $Z_{\text {uut }}(s)$, and
(d) the input impedance $Z_{\text {in }}(\mathrm{s})$.

On each plot, label the comer frequencies and asymptotes.

Fig. 8.72 Boost converter of Problem 8.21 .


The forward converter of Fig. 8.73 operates in the continuous conduction mode, with the quiescent values $V_{g}=380 \mathrm{~V}$ and $V=28 \mathrm{~V}$. The transformer turns rato is $n_{1} / h_{3}=4.5$. On semi- $\log$ axes, construct the magnitude and phase Bode plots of
(a) the control-to-output transfer function $G_{v,}(s)$, and
(b) the line-to-output transfer function $G_{v s}(s)$.

On each plot, label the comer frequencies and asymptotes. Hint: other than introduction of the turns ratio $n_{1} / n_{3}$, the transformer does not significantly affect the small-signal behavior of the forward converter.

8.23 The boosi converter of Fig. 8.74 operates in the continuous conduction mode, with the following quiescent values: $V_{g}=120 \mathrm{~V}, V=300 \mathrm{~V}$. It is desifed to control the converter input current waveform, and hence it is necessary to determine the small-signal tratisfer function

$$
G_{i d}(s)=\left.\frac{i_{s}(s)}{\hat{d}(s)}\right|_{\hat{i}_{g}(s)=0}
$$

(a) Derive an analytical expression for $G_{i d}(s)$. Express all poles and zeroes in nomalized standard form, and give analytical expressions for the corner frequencies, $Q$-factor, and de gain.
(b) On semi-log axes, construct the Bode plot for the magnitude and phase of $G_{i d}(s)$.

Fig. 8.74 Boost converter of Problem 8.23.

8.24 The buck-boost converter of Fig. 8.75 operates in the continuous conduction mode, with the following quiescent values: $V_{g}=48 \mathrm{~V}, V=-24 \mathrm{~V}$. On semi-log axes, construct the magnitude and phase Bode plots of:
(a) the control-to-output transfer function $G_{y d}(s)$, and
(b) the output impedance $Z_{\text {out }}(s)$.

On each plot, label the corner frequencies and asymptotes as appropriate.

Fig. 8.75 Buck-boost converter of Problem 8.24.


## 9

## Controller Design

### 9.1 INTRODUCTION

In all switching converters, the output voltage $w(f)$ is a function of the input line voltage $v_{g}(t)$, the duty cycle $d(f)$, and the load corrent $i_{\text {lewed }}(t)$, as well as the converter circuit element values. In a dc-dc converter application, it is desired to oblain a constant output voltage $v(t)=V$ in spite of disturbances in $v_{g}(t)$ and $i_{\text {thad }}(t)$, and in spite of variations in the converter circuit element values. The sources of these disturbances and variations are many, and a typical situation is illustrated in Fig. 9.1. The input voltage $v_{s}(t)$ of an off-line power supply may typically contain periodic variations at the second harmonic ol the ac power system frequency ( 100 Hz or 120 Hz ), produced by a rectifier circuit. The magnitude of $v_{g}(t)$ may also vary when neighboring power system loads are switched on or oft. The load current $i_{\text {temd }}(t)$ may contain variations of significant amplitude, and a typical power supply specification is that the output voltage must remain within a specified range (for example, $3.3 \mathrm{~V} \pm 0.05 \mathrm{~V}$ ) when the load curtent takes a step change from, for example, full rated load current to $50 \%$ of the rated current, and vice versa. The values of the circuit clements are constructed to a certain tolerance, and so in high-volume manufacturing of a converter, converters are constructed whose output voltages lie in some distribution. It is desired that essentially all of this distribution fall within the specified range; however, this is not practical to achieve without the use of negative feedback. Similar considerations apply to inverter applications, except that the output voltage is ac.

So we cannot expect to simply set the de-dc converter duty cycle to a single value, and obtain a given constant output voltage under all conditions. The idea behind the use of negative feedback is to build a circuit that automatically adjusts the duty cycle as necessary, to obtain the desired output voltage with high accuracy, regardless of disturbances in $v_{g}(t)$ or $i_{\text {toad }}(t)$ or variations in component values. This is


Fig. 9.1 The output voltage of a typical switching converter is a function of the line input voltage $v_{g}$, the duty cycle $d$, and the load current $i_{\text {toad }}$ (a) open-loop buck converter, (b) functional diagram illustrating dependence of $v$ on the independent quantities $v_{R}, d$, and $i_{\text {thod }}$.
a useful thing to do whenever there are variations and unknowns that otherwise prevent the system from attaining the desired performance.

A block diagram of a feedback system is shown in Fig. 9.2. The output voltage $v(t)$ is measured, using a "sensor" with gain $H(s)$. In a dc voltage regulator or dc-ac inverter, the sensor circuit is usually a voltage divider, comprised of precision resistors. The sensor output signal $H(s) v(s)$ is compared with a rcference input voltage $v_{r e f}(s)$. The objective is to make $H(s) n(s)$ equal to $v_{\text {ref }}(s)$, so that $v(s)$ accurately follows $v_{\text {vef }}(s)$ regardless of disturbances or component variations in the compensator, pulse-width modulator, gate driver, or converter power stage.

The difference between the reference input $v_{\text {vef }}(s)$ and the sensor output $H(s) v(s)$ is called the error signal $v_{e}(s)$. If the feedback system works perfectly, then $v_{r e f}(s)=H(s) w(s)$, and hence the error signal is zero. In practice, the error signat is usualiy nonzero but nonetheless small. Obtaining a small error is one of the objectives in adding a compensator network $G_{d}(s)$ as shown in Fig. 9.2. Note that the output voltage $v(s)$ is equal to the error signal $v_{c}(s)$, multiplied by the gains of the compensator, pulse-width modulator, and converter power stage. If the compensator gain $G_{c}(s)$ is large enough in magnitude, then a small error signal can produce the required output voltage $V()=V$ for a de regulator ( $Q$ : how should $H$ and $v_{\text {ref }}$ then be chosen?). So a large compensator gain leads to a small error, and therefore the output follows the reference input with good accuracy. This is the key idea behind feedback systems.

The averaged small-signal converter models derived in Chapter 7 are used in the following sections to find the effects of feedback on the small-signal transfer functions of the regulator. The loop gain $T(s)$ is defined as the product of the small-signal gains in the forward and feedback paths of the feedback


Fig. 9.2 Feedback koop for regulation of the output voltage: (a) buck converter, with fecdback loop block diagram; (b) functional block diagram of the feedback system.
loop. It is found that the transfer function from a disturbance to the output is multiplied by the factor $1 /(I+T(s))$. Hence, when the loop gain $T$ is large in magnitude, then the inftuence of disturbances on the output voltage is small. A large loop gain also causes the output woltage $p(s)$ to be nearly equal to $v_{\text {ref }}(s) / H(s)$, with very little dependence on the gains in the forward path of the feedback loop. So the loop gain magnitude || $T \|$ is a measure of how well the feedback system works. All of these gains can be easily constructed using the algebra-on-the-graph method; this allows easy evaluation of important closed-loop performance measures, such as the output voltage ripple resulting from 120 Hz rectification ripple in $v_{s}(t)$ or the closed-loop output impedance.

Stability is another important issue in feedback systems. Adding a feedback loop can cause an otherwise well-behaved circuit to exhibit oscillations, ringing and overshoot, and other undesirable behavior. An in-depth treatment of stability is beyond the scope of this book; however, the simple phase margin criterion for assessing stability is used here. When the phase margin of the toop gain $T$ is positive, then the feedback system is stable. Moreover, increasing the phase margin causes the system fransient response to be better behaved, with less overshoot and ringing. The relation between phase margin and closed-loop response is quantified in Section 9.4.

An example is given in Section 9.5, in which a compensator network is designed for a de regu-
lator system. The compensator network is designed to attain adequate phase margin and good rejection of expected disturbances. Lead compensators and $P-D$ controllers are used to improve the phase margin and extend the bandwidth of the feedback loop. This leads to better rejection of high-frequency disturbances. Lag compensators and $P-I$ controllers are used to incrase the low-frequency loop gain. This leads to better rejection of low-frequency disturbances and very small steady-state error. More complicated compensators can achieve the advantages of both approaches.

Iujection methods for experimental measurement of loop gain are introduced in Section 9.6. The use of voltage or current injection solves the problem of establishing the correct quiescent operating point in high-gain systems. Conditions for obtaining an accurate measurement are exposed. The injection method also allows measurement of the loop gains of unstable systems.

### 9.2 EFFECT OF NEGATIVE FEEDBACK ON THE NETWORK TRANSFER FUNCTIONS

We have seen how to derive the small-signal ac transfer functions of a switching converter. For example, the equivalent circuit model of the buck convetter can be written as in Fig. 9.3. This equivalent circuit contains three independent inputs: the control input variations $\hat{d}$, the power input voltage variations $\hat{v}_{g^{*}}$ and the load curtent variations $\hat{i}_{\text {tond }}$. The output voltage variation $\hat{v}$ can therefore be expressed as a linear combination of the three independent inputs, as follows:

$$
\begin{equation*}
\hat{v}(s)=G_{w}(s) \hat{d}(s)+G_{v g}(s) \hat{g}_{s}(s)-Z_{v u}(s) i_{\text {ived }}(s) \tag{9.1}
\end{equation*}
$$

where

$$
\begin{align*}
& G_{v d}(s)=\left.\frac{\hat{V}(s)}{\hat{d}(s)}\right|_{\substack{\hat{r}_{s}=0 \\
\mathrm{i}_{\text {Loud }}=0}} \quad \text { converter control-to-output transfer function }  \tag{9.1a}\\
& G_{v g}(s)=\left.\frac{\hat{p}(s)}{\hat{\boldsymbol{v}}_{g}(s)}\right|_{\substack{d=0 \\
i_{\text {foud }}=0}} \quad \text { conventer line-to-output transfer lunction }  \tag{9.1b}\\
& Z_{\text {ous }}(s)=-\left.\frac{\hat{v}(s)}{\hat{i}_{\text {inaid }}(s)}\right|_{\substack{\dot{d}=0 \\
i z=0}} \quad \text { converter output impedance } \tag{9.1c}
\end{align*}
$$

The Bode diagrams of these quantities are constructed in Chapter 8. Equation (9.1) describes how distur-


Fig. 9.3 Small-signal converter model, which represents variations in $w_{n}, d$, and $\dot{i}_{\text {mad }}$
bances $v_{g}$ and $i_{\text {lortt }}$ propagate to the oulput $v$, through the transfer function $G_{v g}(s)$ and the output impedance $Z_{\text {our }}$ (s). If the disturbances $v_{g}$ and $i_{\text {load }}$ are known to have some maximum worst-case amplitude, then Eq. (9.1) can be used to compute the resulting worst-case open-loop variation in $v$.

As described previously, the feedback loop of Fig. 9.2 can be used to reduce the influences of $v_{g}$ and $i_{\text {bocet }}$ on the output $v$. To analyze this system, let us perturb and linearize its averaged signals about their quiescent operating points. Both the power stage and the control block diagram are perturbed and lincarized:

$$
\begin{align*}
& v_{r v}(t)=V_{r e}+\hat{v}_{r v t}(t)  \tag{9.2}\\
& v_{c}(t)=V_{s}+\hat{v}_{c}(t)
\end{align*}
$$

etc.
In a dc regulator system, the reference input is constant, so $v_{r e f}(t)=0$. In a switching amplifier or dc-ac inverter, the reference input may contain an ac variation. In Fig. 9.4(a), the converter model of Fig. 9.3 is combined with the perturbed and linearized control circuit block dragram. This is equivalent to the reduced block diagram of Fig. 9.4(b), in which the converter model has been replaced by blocks representing Eq. (9.1).

Solution of Fig. 9.4(b) for the output voltage variation $v$ yields

$$
\begin{equation*}
\hat{\boldsymbol{v}}=\hat{v}_{r c t} \frac{G_{c} G_{w} / V_{M}}{1+\tilde{H} G_{c} G_{w} / V_{M}}+\hat{v}_{s} \frac{G_{v \beta}}{1+H G_{c} G_{w u} / V_{M}}-\hat{i}_{\text {taxd }} \frac{Z_{\text {wus }}}{1+H G_{c} G_{w u} / V_{M}} \tag{9.3}
\end{equation*}
$$

which can be written in the form

$$
\begin{equation*}
\hat{v}=\hat{v}_{r e f} \frac{1}{H} \frac{T}{1+T}+\hat{v}_{s} \frac{G_{v g}}{1+T}-\hat{i}_{\operatorname{lud} d} \frac{Z_{n u t}}{1+T} \tag{9.4}
\end{equation*}
$$

with

$$
T(s)=H(v) G_{c}(s) G_{w w}(s) / V_{M}=\text { "loop gain" }
$$

Equation (9.4) is a general result. The loop gain $7(s)$ is defined in general as the product of the gains around the forward and feedback paths of the loop. This equation shows how the addition of a teedback loop modifies the transfer functions and performance of the system, as described in detail below.

### 9.2.1 Feedback Reduces the Transfer Functions from Disturbances to the Output

The transfer function from $v_{g}$ to $v$ in the open-loop buck converter of Fig. 9.3 is $G_{v g}(s)$, as given in Eq. (9.1). When fecdback is added, this transfer function becomes

$$
\begin{equation*}
\left.\frac{\hat{p}(s)}{\hat{v}_{s^{\prime}}(s)}\right|_{\dot{v}_{\dot{r}_{\text {ref }}=0}=0}=\frac{G_{\mathrm{vg}}(s)}{1+T(s)} \tag{9.5}
\end{equation*}
$$

from Eq. (9.4). So this transfer function is reduced via feedback by the factor $1 /(1+T(s))$. If the loop gain $T(s)$ is large in magnitude, then the reduction can be substantial. Hence, the output voltage variation $v$ resulting from a given $v_{g}$ variation is attenuated by the feedback loop.
(a)

(b)


Fig. 9.4 Voltage regulator systen small-signal model: (a) with converter equivalent circuit; (b) complete block diagram.

Equation (9.4) also predicts that the conventer output impedance is reduced, from $Z_{\text {ouf }}(s)$ to

$$
\begin{equation*}
\frac{\hat{N}(s)}{-\hat{i}_{\text {losd }}(s)}\left|\left.\right|_{\substack{\hat{i}_{\text {eref }}=0 \\ \hat{i}_{s}=0}}=\frac{Z_{\text {put }}(s)}{1+\frac{T}{T(s)}}\right. \tag{9.6}
\end{equation*}
$$

So the feedback loop also reduces the conventer output impedance by a factor of $1 /(1+T(s))$, and the influence of load curfent variations on the output voltage is reduced.

### 9.2.2 Feedback Causes the Transfer Function from the <br> Reference lnput to the Output to be Insensitive to Variations in the Gains in the Forward Path of the Loop

According to Eq. (9.4), the closed-loop transter function from $v_{r e f}$ to $v$ is

If the loop gain is large in magnitude, that is, $\|T\| \geqslant 1$, then $(1+T)=T$ and $T /(1+T)=T / T=1$. The transfer function then becomes

$$
\begin{equation*}
\frac{\hat{v}(s)}{\hat{v}_{r e f}(s)}=\frac{1}{H(s)} \tag{9.8}
\end{equation*}
$$

which is independent of $G_{e}(s), V_{M}$, and $G_{v u}(s)$. So provided that the loop gain is large in magnitude, then variations in $G_{t}(s), V_{h}$, and $G_{v d}(s)$ have negligible effect on the output voltage. Of course, in the de regulator application, $v_{r e f}$ is constant and $\hat{r}_{\text {ref }}=0$. But Eq. (9.8) applies equally well to the de values. For example, if the system is linear, then we can write

$$
\begin{equation*}
\frac{V}{V_{v e f}}=\frac{1}{H(0)} \frac{T(0)}{1+T(0)}=\frac{1}{H(0)} \tag{9,9}
\end{equation*}
$$

So to make the dc output voltage $V$ accurately follow the dc reference $V_{\text {ref }}$, we need only ensure that the de scnsor gain $H(0)$ and de reference $V_{\text {ref }}$ are well-known and accurate, and that $T(0)$ is large. Precision resistors are normally used to realize $H$, but components with tightly-controlled values need not be uscd in $G_{c}$ the pulse-widith modulator, or the power stage. The sensitivity of the outpul voltage to the gains in the forward path is reduced, while the sensitivity of $v$ to the fecdback gain $H$ and the reference input $v_{\text {ref }}$ is increased.

### 9.3 CONSTRUCTION OF THE IMPORTANT QUANTITIES 1/(1 + T) AND $T /(1+T)$ AND THE CLOSED-LOOP TRANSFER FUNCTIONS

The transfer functions in Eqs, (9.4) to (9.9) can be easily constructed using the algebra-on-the-grapis method [4]. Let us assume that we have analyzed the blocks in our feedback system, and have plotted the Bode diagram of || $T(s)$ ||. To use a concrete example, suppose that the result is given in Fig. 9.5, for which $T(s)$ is


Fig. 9.5 Magnitude of the loop gain example, Eq. (9.10).

$$
\begin{equation*}
T(s)=T_{0} \frac{\left(1+\frac{s}{\omega_{2}}\right)}{\left(1+\frac{s}{Q \omega_{p 1}}+\left(\frac{s}{\omega_{p 1}}\right)^{2}\right)\left(1+\frac{s}{\omega_{p 2}}\right)} \tag{9.10}
\end{equation*}
$$

This example appears somewhat complicated. But the loop gains of practical voltage regulators are often even more complex, and may contain four, five, or more poles. Evaluation of Eqs. (9.5) to (9.7), to determine the closed-loop transfer funclions, requires quite a bit of work. The loop gain $T$ must be added to 1 , and the resulting numerator and denominator must be refactored. Using this approach, it is difficult to obtain physical insight into the relationship between the closed-loop transfer functions and the loop gain. In consequence, design of the feedback loop to meet specifications is difficult.

Using the algebra-on-the-graph method, the closed-loop transfer functions can be constructed by inspection, and hence the relation between thesc transfer functions and the loop gain becomes obvious. Let us first investigate how to plot $\|T /(1+T)\|$. It can be seen from Fig. 9.5 that there is a frequency $f_{c}$, called the "crossover frequency,' where $\|T\|=1$. At frequcncies less than $f_{c},\|T\|>1$; indeed, $\|T\| \geqslant 1$ for $f \leqslant f_{c}$. Hence, at low frequency, $(1+T) \approx T$, and $T /(1+T) \approx T / T=1$. At frequencies greater than $f_{c},\|T\|<1$, and $\|T\|<1$ for $f \geqslant f_{c}$ So at high frequency, $(1+T)=1$ and $T(1+T)=T / 1=T$. So we have

$$
\frac{T}{1+T} \approx \begin{cases}1 & \text { for }\|T\|>1  \tag{9.11}\\ T & \text { for }\|T\|<1\end{cases}
$$

The asymptotes corresponding to Eq. (9.11) are relatively easy to construct. The low-frequency asymptote, for $f<f_{c}$, is 1 or 0 dB . The high-frequency asymptotes, for $f>\int_{c}$, follow $T$. The result is shown in Fig. 9.6.

So at low frequency, where || $T \|$ is large, the reference-to-oulput transfer function is

$$
\begin{equation*}
\frac{\hat{v}(s)}{\hat{b}_{r y}(s)}=\frac{1}{H(s)} \frac{T(s)}{1+T(s)}=\frac{1}{H(s)} \tag{9,12}
\end{equation*}
$$



Fig. 9.6 Graphical construction of the asymptotes of $\|T(1+T)\|$. Exact curves are omitted.
This is the desired behavior, and the feedback loop works well at frequencies where $\|T\|$ is large. At high frequency $\left(f \geqslant f_{c}\right)$ where $\|T\|$ is small, the reference-to-output transfer function is

$$
\begin{equation*}
\frac{\tilde{f}(s)}{\hat{v}_{r v f}(s)}=\frac{1}{H(s)} \frac{T(s)}{1+T(s)}=\frac{T(s)}{H(s)}=\frac{G(s) G_{w d}(s)}{V_{M}} \tag{9.13}
\end{equation*}
$$

This is not the desired behavior; in fact, this is the gain with the feedback connection removed $(H \rightarrow 0)$. At high frequencies, the feedback loop is unable to reject the disturbance because the bandwidth of $T$ is limited. The reference-to-output transfer function can be constructed on the graph by multiplying the $T /(1+T)$ asymptotes of Fig. $9.6 \mathrm{by} 1 / H$.

We can plot the asymptotes of $\|1 /(1+T)\|$ using similar arguments. At low trequencies where $\|T\| \geqslant 1$, then $(1+T) \approx T$, and hence $1 /(1+T) \approx 1 / T$. At high frequencies where $\|T\| \& 1$, then $(1+T)$ $=1$ and $1 /(1+T)=1$. So we have

$$
\frac{1}{1+T(s)}= \begin{cases}\frac{1}{T(s)} & \text { for }\|T\|>1  \tag{9,14}\\ 1 & \text { for }\|T\| * 1\end{cases}
$$

The asymptotes for the $T(s)$ example of Fig. 9.5 are plotted in Fig. 9.7.
At low frequencies where $\|T\|$ is large, the disturbance transfer function from $v_{s}$ to $v$ is

$$
\begin{equation*}
\frac{\hat{v}(s)}{\hat{v}_{g}(s)}=\frac{G_{r g}(s)}{1+T(s)}=\frac{G_{v g}(s)}{T(s)} \tag{9.15}
\end{equation*}
$$

Again, $G_{v g}(s)$ is the original transfer function, with no feedback. The closed-loop transfer function has magnitude reduced by the factor $1 /\|T\|$. So if, for example, we want to reduce this transfer function by a factor of 20 at 120 Hz , then we need a loop gain $\|T\|$ of at least $20 \Rightarrow 26 \mathrm{~dB}$ at 120 Hz . The disturbance transfer function fromi $v_{g}$ to $v$ can be constructed on the graph, by multiplying the asymptotes of Fig. 9.7 by the asymptotes for $G_{\mathrm{vg}}(s)$.

Similar arguments apply to the output impedance. The closed-loop output impedance at low fre-


Fig. 9.7 Graphical construction of $\|1 /(1+T)\|$.
quencies is

$$
\begin{equation*}
\frac{\hat{\mathrm{i}}(s)}{-\hat{i}_{\text {hus }}(s)}=\frac{Z_{\text {ous }}(s)}{1+T(s)}=\frac{Z_{\text {ou }}(s)}{T(s)} \tag{9.16}
\end{equation*}
$$

The output impedance is also reduced in magnilude by a factor of $1 /\|T\|$ at frequencies below the crossover frequency.

At bigh frequencies $(f>f)$ where $\|T\|$ is small, then $1 /(1+T) \approx 1$, and

$$
\begin{align*}
& \frac{\hat{p}(s)}{\hat{\hat{r}}_{s}(s)}=\frac{G_{v g}(s)}{1+T(s)}=G_{v s}(s)  \tag{9.17}\\
& \frac{\hat{\nu}(s)}{-\hat{i}_{\text {trud }}(s)}=\frac{Z_{\text {nut }}(s)}{1+T(s)} \approx Z_{\text {out }}(s)
\end{align*}
$$

This is the same as the original disturbance transfer function and output impedance. So the feedback loop has essentially no effect on the disturbance transfer functions at frequencies above the crossover frequency.

### 9.4 STABILITY

It is well known that adding a feedback loop can cause an otherwise stable system to become unstable. Even though the transfer functions of the original converter, Eq. (9.1), as well as of the loop gain $T(s)$, contain no right half-plane poles, it is possible for the closed-loop transfer functions of Eq. (9.4) to contain right half-plane poles. The feedback loop then fails to tegulate the system at the desired quiescent operating point, and oscillations are usually observed. It is important to avoid this situation. And even when the feedback system is stable, it is possible for the transient response to exhibit undesirable ringing
and overshoot. The stability problem is discussed in this section, and a method for ensuring that the feedback system is stable and well-behaved is explained.

When feedback destabilizes the system, the denominator $(1+T(s))$ terms in Eq. (9.4) contain roots in the right half-plane (i.e., with positive real parts). If $T(s)$ is a rational fraction, that is, the ratio $N(s) / D(s)$ of two polynomial functions $N(s)$ and $D(s)$, then we can write

$$
\begin{align*}
& \frac{T(s)}{1+T(s)}=\frac{\frac{N(s)}{D(s)}}{1+\frac{N(s)}{D(s)}}=\frac{N(s)}{N(s)+D(s)}  \tag{9.18}\\
& \frac{1}{1+T(s)}=\frac{1}{1+\frac{N(s)}{D(s)}}=\frac{D(s)}{N(s)+D(s)}
\end{align*}
$$

So $T(s) /(1+T(s))$ and $1 /(1+T(s))$ contain the same poles, given by the roots of the polynomial $(N(s)+D(s)$, A brute-force test for stability is to evaluate $(N(s)+D(s))$, and factor the result to see whether any of the roots have positive real parts. However, for all but very simple loop gains, this involves a great deal of work. A simpler method is given by the Nyquist stability theorem, in which the number of right half-plane roots of $(N(s)+D(s))$ can be determined by testing $T(s)[t, 2]$. This theorem is not discussed here. However, a special case of the theorem known as the phase margin test is sufficient for designing most voltage regulators, and is discussed in this section.

### 9.4.1 The Phase Margin Test

The crossover frequency $f_{c}$ is defined as the frequency where the magnitude of the loop gain is unity:

$$
\begin{equation*}
|\Gamma(j 2 \pi f)|=1 \Rightarrow 0 \mathrm{~dB} \tag{9.19}
\end{equation*}
$$



Fig. 9.8 Magnitude and phase of the loop gain of a stable system. The phase margin $\varphi_{m}$ is positive.


Fig. 9.9 Magnitude and plase of the loop gain of an unstable system. The phase margin $\varphi_{m}$ is negative.
To compute the phase margin $\varphi_{m}$, the phase of the loop gain $T$ is evaluated at the crossover frequency. and $180^{\circ}$ is added. Hence,

$$
\begin{equation*}
\varphi_{m}=180^{\circ}+\angle T\left(j 2 \pi f_{c}\right) \tag{9.20}
\end{equation*}
$$

If there is exactly one crossover frequency, and if the loop gain $T(s)$ contains no right half-plane poles, then the quantities $1 /(1+T)$ and $T /(1+T)$ contain no right half-plane poles when the phase margin defined in Eq. $(9.20)$ is positive. Thus, using a simple test on $T(s)$, we can determine the stability of $T(1+T)$ and $1 /(1+T)$. This is an easy-to-use design tool-we simple ensure that the phase of $T$ is greater than $-180^{\circ}$ at the crossover frequency.

When there are multiple crossover frequencies, the phase margin test may be ambiguous. Also, when $T$ contains right half-plane poles (i.e., the original open-loop system is unstable), then the phase margin test camot be used. In either case, the more general Nypuist stability theorem must be employed.

The loop gain of a typical stable system is shown in Fig. 9.8. It can be seen that $\angle T(j 2 \pi f)=-112^{\circ}$. Hence, $\varphi_{m}=180^{\circ}-112^{\circ}=+68^{\circ}$. Since the phase margin is positive, $T /(1+T)$ and $1 /(1+T)$ contain no right half-plane poles, and the feedback system is stable.

The loop gain of an unstable system is sketched in Fig. 9.9. For this example, $\angle T\left(2 \pi f^{\circ}\right)=-230^{\circ}$. The phase margin is $\varphi_{\pi}=180^{\circ}-230^{\circ}=-50^{\circ}$. The negative phase margin implies that $T /(1+T)$ and $1 /(1+T)$ each contain at least one right half-plane pole.

### 9.4.2 The Relationship Between Phase Margin and Closed-Loop Damping Factor

How much phase margin is necessary? Is a worst-case phase margin of $\mathrm{l}^{3}$ satisfactory? Of course, good designs should have adequate desigo margins, but there is another important reason why additional phase margin is needed. A small phase margin (in $T$ ) causes the closed-loop transfer functions $T /(1+T)$ and $\mathrm{I} /(1+T)$ to exhibit resonant poles with high $Q$ in the vicinity of the crossover frequency. The system transient response exhibits overshoot and ringing. As the phase margin is reduced these characteristics


Fig. 9.10 Magnitude and phase asymptotes for the loop gain T of Eq. (9.21).
become worse (higher $Q$, longer ringing) until, for $\varphi_{m} \leq 0^{\circ}$, the system becomes unstable.
Let us consider a loop gain $T(s)$ which is well-approximated, in the vicinity of the crossover frequency, by the following function:

$$
\begin{equation*}
T(s)=\frac{-}{\left(\frac{s}{\omega_{0}}\right)} \frac{1}{\left(1+\frac{s}{\omega_{2}}\right)} \tag{9.21}
\end{equation*}
$$

Magnitude and phase asymptotes are ploted in Fig. 9.10. This function is a good approximation near the crossover frequency for many common loop gains, in which \|f $T \|$ approaches unity gain with a $-20 \mathrm{~dB} /$ decade slope, with an additional pole at frequency $f_{2}=\omega_{2} / 2 \pi$. Any additional poles and zeroes are assumed to be sufficiently far above or below the crossover frequency, such that they have negligible effect on the system transfer functions near the crossover frequency.

Note that, as $f_{2}+\infty$, the phase margin $\varphi_{m}$ approaches $90^{\circ}$. As $f_{2} \rightarrow 0, \phi_{m} \rightarrow 0^{\prime \prime}$. So as $f_{2}$ is reduced, the phase margin is also reduced. Let's investigate how this affects the closed-loop response via $T /(1+T)$. We can write

$$
\begin{equation*}
\frac{T(s)}{\mathbf{1}+\bar{T}(s)}=-\frac{1}{1+\frac{1}{T(s)}}=-\frac{1}{1+\frac{s}{\omega_{0}}+\frac{s^{2}}{\omega_{0} \omega_{2}}} \tag{9.22}
\end{equation*}
$$

using Eq. (9.21). By putting this into the standard normalized quadratic form, one obtains

$$
\begin{equation*}
\frac{T(s)}{1+T(s)}=-\frac{1}{1+\frac{s}{O 0_{c}}+\left(\frac{s}{\omega_{c}}\right)^{2}} \tag{9.23}
\end{equation*}
$$

where

$$
\omega_{c}=\sqrt{\omega_{p} \omega_{2}}=2 \pi f_{c}
$$

Fig. 9.11 Construction of magnitude asymptotes of the closed-loop transfer function $T /(1+7)$, for the low- $Q$ case.


So the closed-loop response contains quadratic poles at $f_{c}$, the geometric mean of $f_{0}$ and $f_{2}$. These poles have a low $Q$-factor when $f_{0} \& f_{2}$. In this case, we can use the low- $Q$ approximation to estimate their frequencies:

$$
\begin{align*}
& Q \omega_{c}=\omega_{0} \\
& \frac{\omega_{c}}{Q}=\omega_{2} \tag{9.24}
\end{align*}
$$

Maguitude asymptotes are plotted in Fig. 9.11 for this case. It can be seen that these asyinptotes conform to the rules of Section 9.3 for constructing $T(1+T)$ by the algebra-on-the-graph method.

Next consider the high- $Q$ case. When the pole frequency $f_{2}$ is reduced, reducing the phase margin, then the $Q$-factor given by Eq. ( 9.23 ) is increased. For $Q>0.5$, resonant poles occur at frequency $f_{c}$. The magnitude Bode plot for the case $f_{2}<f_{0}$ is given in Fig. 9.12. The frequency $f_{c}$ continues to be the geometric mean of $f_{2}$ and $f_{0}$ and $f_{c}$ now coincides with the crossover (unity-gain) frequency of the $\|T\|$ asymptotes. The exact value of the closed-loop gain $T /(1+T)$ at frequency $f_{c}$ is equal to $Q=f_{0} / f_{c}$. As shown in Fig. 9.12, this is identical to the value of the low-frequency $-20 \mathrm{~dB} /$ decade asymptote $\left(f_{0} / f\right.$, evaluated at frequency $f_{c}$. It can be seen that the $Q$-factor becomes very large as the pole frequency $f_{2}$ is reduced.

The asymptotes of Fig. 9.12 also follow the algebra-on-the-graph rules of Section 9.3, but the deviation of the exact curve from the asymptotes is not predicted by the algebra-on-the-graph method.

Fig. 9.12 Construction of magnitude asymptotes of the closed-loop tramsfer function $T /(1+T)$, for the ligh- $Q$ case.



Fig. 9.13 Relationship between loop-gain phase margin $\varphi_{m}$ and closed-loop peaking factor $Q$.
These two poles with $Q$-factor appear in both $T /(1+7)$ and $1 /(1+T)$. We need an easy way to predict the $Q$-factor. We can obtain such a relationship by finding the frequency at which the magnitude of $T$ is exactly equal to unity. We then evaluate the exact phase of $T$ at this frequency, and compule the phase margin. This phase margin is a function of the ratio $f_{0} / f_{2}$, or $Q^{2}$. We can then solve to find $Q$ as a function of the phase margin. The result is

$$
\begin{align*}
& Q=\frac{\sqrt{\cos \varphi_{m}}}{\sin \varphi_{m}} \\
& \varphi_{m}=\tan ^{-4} \sqrt{\frac{1+\sqrt{1+4 Q^{4}}}{2 Q^{4}}} \tag{9.25}
\end{align*}
$$

This function is ploted in Fig. 9.13, with $Q$ expressed in dB. It can be seen that obtaining real poles ( $Q<0.5$ ) requires a phase margin of at least $76^{\circ}$. To obtain $Q=1$, a phase margin of $52^{\circ}$ is needed. The system with a phase margin of $1^{\circ}$ exhibits a closed-loop response with very high $Q$ ! With a small phase margin, $T(j \omega)$ is very nearly equal to -1 in the vicinity of the crossover frequency. The denominator ( $1+T$ ) then becomes very small, causing the closed-loop transfer functions to exhibit a peaked response at frequencies ncar the crossover frequency $f_{6}$.

Figure 9.13 is the result for the simple loop gain defined by Eq. (9.21). However, this loop gain is a good approximation for many other loop gains that are encountered in practice, in which $\|T\|$ approaches unity gain with a $-20 \mathrm{~dB} /$ decade slope, with an additional pole at frequency $f_{2}$. If all other poles and zeroes of $T(s)$ are sufficiently far above or below the crossover frequency, then they have negligible effect on the system transfer functions near the crossover frequency, and Fig. 9.13 gives a good approximation for the relationship between $\varphi_{r m}$ and $Q$.

Another common case is the one in which $\|T\|$ approaches unity gain with a $-40 \mathrm{~dB} /$ decade slope, with an additional zero at frequency $f_{2}$. As $f_{2}$ is increased, the phase margin is decreased and $Q$ is increased. It can be shown that the relation between $\varphi_{m}$ and $Q$ is exactly the same, Eq. (9.25),

A case where Fig. 9.13 fails is when the loop gain $T(s)$ three or morc poles at or near the cross-
over frequency. The closed-loop response then also contains three or more poles near the crossover frequency, and these poles cannot be completely characterized by a single $Q$-factor. Additional work is required to find the behavior of the exact $T(1+7)$ and $1 /(1+T)$ near the crossover frequency, but nonetheless it can be said that a small phase margin leads to a peaked closed-loop response.

### 9.4.3 Transient Response ws. Damping Factor

One can solve for the unit-step response of the $T(1+T)$ transfer function, by multiplying Eq. (9.23) by $1 / s$ and then taking the inverse Laplace transform. The result for $Q>0.5$ is

$$
\begin{equation*}
\hat{v}(t)=1+\frac{2 Q e^{-\omega_{c} d / Q}}{\sqrt{4 Q^{2}-1}} \sin \left[\frac{\sqrt{4 Q^{2}-1}}{2 Q} \omega_{c} t+\tan ^{-1}\left(\sqrt{4 Q^{2}-I}\right)\right] \tag{9.26}
\end{equation*}
$$

For $Q<0.5$, the result is

$$
\begin{equation*}
\hat{\nabla}(t)=1-\frac{\omega_{2}}{\omega_{2}-\omega_{1}} e^{-\omega_{1}}-\frac{\omega_{1}}{\omega_{1}-\omega_{2}} e^{-\omega_{2} t} \tag{9.27}
\end{equation*}
$$

with

$$
\omega_{1}, \omega_{2}=\frac{\omega_{c}}{2 \underline{Q}}\left(\mathrm{I} \pm \sqrt{1-4 Q^{2}}\right)
$$

These equations are plotted in Fig. 9.14 for various values of $Q$.
According to Eq. 9.23 ), when $f_{2}>4 f_{0}$, the $Q$-factor is less than 0.5 , and the closed-loop


Fig. 9.14 Unit-step response of the second-order system, Eqs. (9.26) and (9.27). for various values of $Q$.
response contains a low-frequency and a high-frequency real pole. The transient response in this case, Eq. (9.27), contains decaying-exponential functions of time, of the form

$$
\begin{equation*}
A e^{\text {ipolet }} \tag{9.28}
\end{equation*}
$$

This is called the "overdamped" case. With very low $Q$, the low-frequency pole leads to a slow step response.

For $f_{2}=4 f_{0}$ the $Q$-factor is equal to 0.5 . The closed-loop response contains two reat poles at frequency $2 f_{0}$. This is called the "critically damped" case. The transient response is faster than in the overdamped case, because the Iowest-frequency pole is at a higher frequency. This is the fastest response that does not exhibit overshoot. At $\omega_{c} t=\pi$ radians $(t=1 / 2 f)$, the voltage has reached $82 \%$ of its final value. At $\omega_{c} t=2 \pi$ radians $(t=1 / f)$, the voltage has reached $98.6 \%$ of its final value.

For $f_{2}<4 f_{0}$, the $Q$-factor is greater than 0.5 . The closed-loop response contains complex poles, and the transient response exhibits sinusoidal-type waveforms with decaying amplitude, Eq. (9.26). The rise time of the step response is faster than in the critically-damped case, but the waveforms exhibit overshoot. The peak value of $v(t)$ is

$$
\begin{equation*}
\operatorname{peak} \hat{v}(t)=\mathrm{I}+e^{-\pi / \sqrt{4 Q^{2}-1}} \tag{9.29}
\end{equation*}
$$

This is called the "underdamped" case. A $Q$-factor of 1 leads to an overshoot of $16.3 \%$, while a $Q$-factor of 2 leads to a $44.4 \%$ overshoot. Large $Q$-factors lead to overshoots approaching $100 \%$.

The exact transient response of the feedback loop may differ from the plots of Fig. 9.14, because of additional poles and zeroes in $T$, and because of differences in initial conditions. Nonetheless, Fig. 9.14 illustrates how high- $Q$ poles lead to overshoot and ringing. In most power applications, overshoot is unacceptable. For example, in a 3.3 V computer power supply, the voltage must not be allowed to overshoot to 5 or 6 voles when the supply is tumed on-this would likely destroy all of the integrated circuits in the computer! So the $Q$-factor must be sufficiently low, often 0.5 or less, corresponding to a phase margin of at least $76^{\circ}$.

### 9.5 REGULATOR DESIGN

Let's now consider how to design a regulator system, to meer specifications or design goals regarding rejection of disturbances, transient response, and stability. Typical de regulator designs are defined using specifications such as the following:

1. Effect of lood current variations on the ouput voltage regulation. The output voltage must remain within a specified range when the lead cutrent varies in a prescribed way. This amounts to a fimit on the maximum magnitude of the closed-loop output impedance of Eq. (9.6), repeated below

$$
\begin{equation*}
\frac{\hat{v}(s)}{-\hat{i}_{\text {truted }}(s)}-\left.\right|_{\hat{\dot{v}}_{\text {ref }}=0}=\frac{Z_{\text {ort }}(s)}{1+T(s)} \tag{9.30}
\end{equation*}
$$

If, oyer some frequency range, the open-loop output impedance $Z_{\text {ous }}$ has magnitude that exceeds the limit, then the loop gain $T$ must be sufficiently large in magnitude over the same frequency range, such that the maguitude of the closed-loop output impedance given in Eq. (9.30) is less than the given limit.
2. Effect of input volage variations (for example, at the second harmonic of the ac line frequency) on the outpar voluge regulation. Specific maximum limits are usually placed on the amplitude of variations in the
output voltage at the second harmonic of the ac tine frequency ( 120 Hz or 100 Hz ). If we know the magnitude of the rectification volage ripple which appears at the converter input (as $\hat{v}_{g}$ ), then we can calculate the resulting output voltage ripple (in $\hat{v}$ ) using the closed loop line-to-output transfer function of Eq. (9.5), repeated below

The output voltage ripple can be reduced by increasing the magnitude of the loop gain at the ripple frequency. In a typical good design, $\|T\|$ is 20 dB or more at I 20 Hz , so that the fransfer lunction of Eq. (9.31) is at least an order of magnitude smaller than the open-loop line-to-output transfer function \|| $G_{v a}$ |l.
3. Transient response time, When a specified large disturbance oceurs, such as a lage step change in load current or input voltage, the output voltage may undergo a transient. During this transjent. the output voltage typically devates from iss specified allowable range. Eventually, the feedback loop operates to return the output voltage within tolerance. The time required to do so is the transient response time; typically, the response time can be shortened by increasing the feedback loop crossover frequency.
4. Overshoot and ringing. As discussed in Section 9.4.3, the amount of overshoot and ringing allowed in the transient response may be limited. Such a specification implies that the phase margin must be sufficiently large.
Each of these requircments imposes constraints on the loop gain $T(s)$. Therefore, the design of the control system involves modifying the loop gain. As illustrated in Fig. 9.2, a compensator network is added for this purpose. Several well-known strategies for design of the compensator transfer function $G_{r}(s)$ are discussed below.

### 9.5.1 Lead ( $P D$ ) compensator

This type of compensator transfer function is used to improve the phase margin. A zero is added to the loop gain, at a frequency $f_{z}$ sufficiently far below the crossover frequency $f_{c}$, such that the phase margin of $T(s)$ is increased by the desired amount. The lead compensator is also called a proportional-plusderivative, or $P D$, controller-at high frequencies, the zero causes the compensator to differentiate the error signal. It often finds application in systems originally containing a two-pole response. By use of this type of compensator, the bandwidth of the feedback loop (i.e., the crossover frequency $f_{\mathrm{c}}$ ) can be

Fig. 9.15 Magnitude and phase asymptoles of the PD compensator transfer function $G_{r}$ of Eq. (9.32).


Fig. 9,16 Maximum phase lead $\theta$ ws. frequency ratio $f_{\rho} / f_{z}$ for the lead compensator.

extended while maintaining an acceptable phase margin.
A side effect of the zero is that it causes the compensator gain to increase with frequency, with a $+20 \mathrm{~dB} /$ decade slope. So steps must be taken to ensure that || $T|\mid$ remains equal to unity at the desired crossover frequency. Also, since the gain of any practical amplifier must tend to zero at high frequency, the compensator transfer function $G_{e}(s)$ must contain high frequency poles. These poles also have the beneficial effect of attenuating high-frequency noise. Of patticular concern are the switching frequency harmonics present in the output voltage and feedback signals. If the compensator gain at the switching frequency is too great, then these switching harmonics are amplified by the compensator, and can disrupt the operation of the pulse-width modulator (see Section 7.6 ). So the compensator network should contain poles at a frequency less than the switching frequency. These considerations typically restrict the crossover frequency $f_{c}$ to be less than approximately $10 \%$ of the converter switching frequency $f_{s}$. In addition, the circuit designer must take care not to exceed the gain-bandwidth limits of available operational amplifiers.

The transter function of the lead compensator theretore contains a bow-frequency zero and several high-frequency poles. A simplifed example containing a single high-frequency pole is given in Eq. (9.32) and illustrated in Fig. 9.15.

$$
\begin{equation*}
G_{r}(s)=G_{r 0} \frac{\left(1+\frac{s}{\omega_{z}}\right)}{\left(1+\frac{s}{\omega_{r s}}\right)} \tag{9.32}
\end{equation*}
$$

The maximum phase occurs at a frequency $f_{\text {pmax }}$ given by the geometrical mean of the pole and zero frequencies:

$$
\begin{equation*}
f_{\text {qrrix }}=\sqrt{f_{f}} \overrightarrow{f_{P}} \tag{9.33}
\end{equation*}
$$

To obtain the maximum improvement in phase margin, we should design our compensator so that the frequency $f_{\text {quax }}$ coincides with the loop gain crossover frequency $f_{c}$. The value of the phase at this frequency can be shown to be


Fig. 9.17 Compensation of a loop gain containing two poles, using a lead (PD) compensator. The phase margin $\varphi_{m}$ is improved.

$$
\begin{equation*}
\angle G_{( }\left(f_{\text {qnax }}\right)=\tan ^{-1}\left(\frac{\sqrt{\frac{f_{\mathrm{F}}}{f_{z}}}-\sqrt{\frac{f_{z}}{f_{p}}}}{2}\right) \tag{9.34}
\end{equation*}
$$

This equation is plotted in Fig. 9.16. Equation (9.34) can be inverted to obtain

$$
\begin{equation*}
\frac{f_{p}}{f_{i}}=\frac{1+\sin (\theta)}{1-\sin (\theta)} \tag{9.35}
\end{equation*}
$$

where $\theta=\angle G_{r}\left(f_{\text {quace }}\right)$. Equations (9.34) and (9.32) imply that, to optimally obtain a compensator phase Iead of $\theta$ at frequency $f_{c}$, the pole and zero frequencies should be chosen as follows:

$$
\begin{align*}
& f_{z}=f_{c} \sqrt{\frac{1-\sin (\theta)}{1+\sin (\theta)}}  \tag{9.36}\\
& f_{p}=f_{c} \sqrt{\frac{1+\sin (\theta)}{1-\sin (\theta)}}
\end{align*}
$$

When it is desired to avoid changing the crossover frequency, the magnitude of the compensator gain is chosen to be unity at the loop gain crossover frequency $f_{\mathrm{c}^{\prime}}$. This requires that $G_{c o}$ be chosen according to the following formula:

$$
\begin{equation*}
G_{i 0}=\sqrt{\frac{f_{z}}{f_{p}}} \tag{9.37}
\end{equation*}
$$

It can be seen that $G_{c 0}$ is less than unity, and therefore the lead compensator reduces the do gain of the
feedback loop. Other choices of $G_{c 0}$ can be selected when it is desired to shift the crossover frequency $f_{c}$, for example, increasing the value of $G_{i 0}$ causes the crossover frequency to increase. If the frequencies $f_{p}$ and $f_{2}$ are chosen as in Eq. (9.36), then $f_{\text {qmar }}$ of Eq. (9.32) will coincide with the new crossover frequency $f_{f}$.

The Bode diagram of a typical loop gain $T(s)$ containing two poles is illustrated in Fig. 9.17. The phase margin of the original $T(s)$ is small, since the crossover frequency $f_{t}$ is substantially greater than the pole frequency $f_{0}$. The result of adding a lead compensator is also illustrated. The lead compensator of this example is designed to maintain the same crossover frequency but improve the phase margin.

### 9.5.2 Lag (PI) Compensator

This type of compensator is used to inclease the low-frequency loop gain, such that the output is better regulated at de and at frequencies well below the loop crossover frequency. As given in Eq. (9.38) and illustrated in Fig. 9.18, an inverted zero is added to the loop gain, at frequency $f_{L}$.

$$
\begin{equation*}
G_{c}(s)=G_{c}\left(1+\frac{\omega_{L}}{s}\right) \tag{9.38}
\end{equation*}
$$

If $f_{L}$ is sufficientiy lower than the loop crossover frequency $f_{c}$, then the phase margin is unchanged. This type of compensator is also called a proportional-phis-integral, or PI, controller-at low frequencies, the inverted zero causes the compensator to integrate the error signal.

To the extent that the compensator gain can be made arbitrarily large at dc, the de loop gain $T(0)$ becomes arbitrarily large. This causes the de component of the error signal to approach zero. In consequence, the sleady-state output voltage is perfectly regulated, and the disturbance-to-output transfer functions approach zero at dc. Such behavior is easily obtained in practice, with the compensator of Eq. (9.38) realized using a conventional operational amplifier.

Although the PI compensator is useful in nearly all types of feedback systems, it is an especially simple and effective approach for systems originally containing a single pole. For the example of Fig. 9.19, the original uncompensated loop gain is of the form

Fig. 9.18 Magnitude and phase asymptotes of the Pi compensator transfer function $G_{c}$ of $\mathrm{Eq} .(9.38)$.



Fig. 9.19 Compensation of a loop gaiu containing a single pole, using a lag ( $P I$ ) compensaror. The loop gain magnitude is increased.

$$
\begin{equation*}
T_{u}(s)=\frac{T_{t 0}}{\left(1+\frac{s}{\omega_{0}}\right)} \tag{9.39}
\end{equation*}
$$

The compensator transfer function of Eq. (9.38) is used, so that the compensated loop gain is $T(s)=T_{u}(s) G_{c}(s)$. Magnilude and phase asymptotes of $T(s)$ are also illustrated in Fig. 9. 19. The compensator high-frequency gain $G_{i \infty}$ is chosen to obtain the desired crossover frequency $f_{c}$. Jf we approximate the compensated loop gain by its high-frequency asymptote, then at high frequencies we can write

$$
\begin{equation*}
\|T\|=\frac{T_{a t} G_{m o m}}{\left(\frac{f}{f_{0}}\right)} \tag{9.40}
\end{equation*}
$$

At the crossover frequency $f=f_{c}$, the loop gain has unity magnitude. Equation (9.40) predicts that the crossover frequency is

$$
\begin{equation*}
S_{\mathrm{c}}=T_{w 0} G_{\mathrm{cos}} f_{0} \tag{9.41}
\end{equation*}
$$

Hencc, to obtain a desired crossover frequency $f_{c}$, we should choose the compensator gain $G_{c \infty}$ as follows:

$$
\begin{equation*}
G_{\mathrm{cos}}=\frac{f_{c}}{T_{u 0} f_{0}} \tag{9.42}
\end{equation*}
$$

The comer frequency $f_{L}$ is then chosen to be sufficiently less than $f_{c}$, such that an adequate phase margin is maintained.

Magnitude asymptotes of the quantity $1 /(1+T(s)$ ) are constructed in Fig. 9.20. At frequencies


Fig. 9.20 Consrruction of $\|I /(1+T)\|$ for the PI-compensated example of Fig. 9.19.
less than $f_{L}$, the PI compensator improves the rejection of disturbances. At dc, where the magnitude of $G_{c}$ approaches infinity, the magnitude of $1 /(1+T)$ tends to zero. Hence, the closed-loop disturbance-to-output transfer functions, such as Eqs. (9.30) and (9.31), tend to zero at dc.

### 9.5.3 Combined (PID) Compensator

The advantages of the lead and lag compensators can be combined, to obtain both wide bandwidth and zeto steady-state error. At low frequencies, the compensator integrates the error signal, leading to large low-frequency loop gain and accurate regulation of the low-frequency components of the output voltage. At high frequency (in the vicinity of the crossover frequency), the compensator introduces phase lead into the loop gain, improving the phase margin. Such a compensator is sometimes called a PID controller.


Fig. 9.21 Magnitude and phase asymptotes of the combined (PID) compensator transler Junction $G_{r}$ of Eq. (9.43).

A typical Bode diagram of a practical version of this compensator is illustrated in Fig. 9.21. The compensator has transfer function

$$
\begin{equation*}
G_{\mathrm{c}}(s)=G_{\mathrm{cm}} \frac{\left(1+\frac{\omega_{L}}{s}\right)\left(1+\frac{s}{\omega_{z}}\right)}{\left(1+\frac{s}{\omega_{p l}}\right)\left(1+\frac{s}{\omega_{p 2}}\right)} \tag{9.43}
\end{equation*}
$$

The inverted zero at frequency $f_{L}$ functions in the same manner as the PI compensator. The zero at frequency $f_{z}$ adds phase lead in the vicinity of the crossover frequency, as in the $P D$ compensator. The highfrequency poles at frequencies $f_{p 1}$ and $f_{p 2}$ must be present in practical compensators, to cause the gain to roll off at high frequencies and to prevent the switching ripple from disrupling the operation of the pulsewidth modulator. The loop gain crossover frequency $f_{c}$ is chosen to be grealer than $f_{L}$ and $f_{z}$, but less than $f_{p 1}$ and $f_{p 2}$.

### 9.5.4 Design Example

To illustrate the design of $P I$ and $P D$ compensators, let us consider the design of a combined $P I D$ compensator for the de-do buck converter system of Fig. 9.22. The input voltage $v_{s}(t)$ for this system has nominal value 28 V . It is desired to supply a regulated 15 V to a 5 A load. The load is modeled here with a $3 \Omega$ resistor. An accurate 5 V reference is available.

The first step is to sclect the feedback gain $H(s)$. The gain $H$ is chosen such that the regulator produces a regulated 15 V de output Let us assume that we will succeed in designing a good feedback systen, which causes the output voltage to accurately follow the reference voltage. This is accomplished via a large loop gain $T$, which leads to a small error voltage: $v_{e} \approx 0$. Hence, $H v=v_{r e f}$. So we should choose

$$
\begin{equation*}
H=\frac{V_{\operatorname{vaf}}}{V}=\frac{5}{15}=\frac{1}{3} \tag{9.44}
\end{equation*}
$$

The quiescent duty cycle is given by the steady-state solution of the converter:


Fig. 9.22 Design example.


Fig. 9.23 System small-signal ac model, design cxample.

$$
\begin{equation*}
D=\frac{V}{V_{s}}=\frac{15}{28}=0.536 \tag{945}
\end{equation*}
$$

The quiescent walue of the controi voltage, $V_{c}$, must satisfy Eq. (7.173), Hence,

$$
\begin{equation*}
V_{c}=D V_{M}=2.14 \mathrm{~V} \tag{9.46}
\end{equation*}
$$

Thus, the quiescent conditions of the system are known. It remains to design the compensator gain $G_{6}(s)$.
A small-signal ac model of the regulator system is illustrated in Fig. 9.23. The buck converter ac model is represented in canonical form. Disturbances in the input voltage and in the load cument are modeled. For generality, reference voltage variations $\hat{v}_{\text {ry }}$ are included in the diagram; in a dc voltage regulator, these variations are normally zero.

The open-loop converter transfer functions are discussed in the previous chapters. The openloop control-to-output transfer function is

$$
\begin{equation*}
G_{y d d}(s)=\frac{V}{D} \frac{1}{1+s \frac{L}{R}+s^{2} L C} \tag{9.47}
\end{equation*}
$$

The open-loop control-to-output transfer function contains two poles, and can be written in the following normalized form:


Fig. 9.24 Converter small-signal control-to-output transfer function $G_{v i}$ design example.

$$
\begin{equation*}
G_{v a}(s)=G_{d t 1} \frac{1}{1+\frac{y}{Q_{0} \omega_{0}}+\left(\frac{s}{\omega_{0}}\right)^{2}} \tag{9.48}
\end{equation*}
$$

By equating like coefficients in Egs. (9.47) and (9.48), one finds that the de gain, corner frequency, and $Q$-factor are given by

$$
\begin{align*}
& G_{\mathrm{t} 0}=\frac{V}{D}=28 \mathrm{~V} \\
& f_{0}=\frac{\omega_{0}}{2 \pi}=\frac{1}{2 \pi \sqrt{L C}}=1 \mathrm{kHz}  \tag{9.49}\\
& Q_{0}=R \sqrt{\frac{C}{L}}=9.5 \Rightarrow 19.5 \mathrm{~dB}
\end{align*}
$$

In practice, parasitic loss elements, such as the capacitor equivalent series resistance (esr), would cause a lower $Q$-factor to be observed. Figure 9.24 contains a Bode diagram of $G_{v a}(s)$.

The open-loop line-to-output transfer function is

$$
\begin{equation*}
G_{\mathrm{rg}}(s)=D--\frac{1}{1+\frac{L}{R}+s^{2} L C} \tag{9.50}
\end{equation*}
$$

This transfer function contains the same poles as in $G_{v d}(s)$, and can be written in the normalized form

$$
\begin{equation*}
G_{r g^{\prime}}(s)=G_{s^{0}} \frac{1}{1+\frac{s}{Q_{0} \omega_{0}}+\left(\frac{s}{\omega_{0}}\right)^{2}} \tag{9.51}
\end{equation*}
$$

with $G_{n 0}=D$. The open-loop output impedance of the buck converter is

$$
\begin{equation*}
Z_{\operatorname{mon}}(s)=R\left\|\frac{1}{s C}\right\| s L_{L}=\frac{s I}{1+s \frac{L}{R}+s^{2} L C} \tag{9.52}
\end{equation*}
$$



Fig. 9.25 System block cliagram, design example,
Use of these equations to represent the converter in block-diagram form leads to the complete system block diagran of Fig. 9.25. The loop gain of the system is

$$
\begin{equation*}
T(s)=G_{i}(s)\left(\frac{1}{V_{M}}\right) G_{M}(s) H(s) \tag{9.53}
\end{equation*}
$$

Substilution of Eq. (9.48) into (9.53) leads to

$$
\begin{equation*}
T(s)=\frac{G_{c}(s) H(s)}{V_{M}} \frac{V}{D} \frac{1}{\left(1+\frac{s}{Q_{0} \omega_{0}}+\left(\frac{s}{\omega_{v}}\right)^{2}\right)} \tag{9.54}
\end{equation*}
$$



Fig. 9.26 Uncompenated loop gain $T_{u^{\prime}}$, design example.


Fig. 9.27 $P D$ compensator transfer function $G_{c^{+}}$design example.
The closed-loop disturbance-to-output transfer functions are given by Eqs. (9.5) and (9.6).
The uncompensated loop gain $T_{u}(s)$, with unity compensator gain, is sketched in Fig. 9.26. With $G_{c}(s)=1, \mathrm{Eq} .(9.54)$ can be written

$$
\begin{equation*}
T_{u}(s)=T_{w} \frac{1}{1+\frac{s}{Q_{j} \hat{\omega}_{0}}+\left(\frac{s}{\omega_{0}}\right)^{2}} \tag{9.55}
\end{equation*}
$$

where the de gain is

$$
\begin{equation*}
T_{w 0}=\frac{H V}{D V_{u}}=2.33 \Rightarrow 7.4 \mathrm{~dB} \tag{9.56}
\end{equation*}
$$

The uncompensated loop gain has a crossover frequency of approxinately 1.8 kHz , with a phase margin of less than five degrees.

Let us design a compensator, to attain a crossover frequency of $f_{c}=5 \mathrm{kHz}$, or one twentieth of the switching frequency, From Fig. 9.26, the uncompensated loop gain has a magnitude at 5 kHz of approximately $T_{\mu 0}\left(f_{0} / f_{i}\right)^{2}=0.093 \Rightarrow-20.6 \mathrm{~dB}$. So to obtain unity loop gain at 5 kHz , our compensator should have a 5 kHz gain of +20.6 dB . In addition, the compensator should improve the phase margin, since the phase of the uncompensated loop gain is nearly $-180^{\circ}$ at 5 kHz . So a lead ( $P D$ ) compensator is needed. Let us (somewhat arbitratily) choose to design for a phase margin of $52^{\circ}$. According to Fig. 9.13, this choice leads to closed-loop poles having a $Q$-factor of 1 . The unit step response, Fig. 9.14 , then exhibits a peak overshoot of $16 \%$. Evaluation of Eq. (9.36), with $f_{c}=5 \mathrm{kHz}$ and $\theta=52^{\circ}$, leads to the following compensator pole and zero frequencies:

$$
\begin{align*}
& f_{z}=(5 \mathrm{kHz}) \sqrt{\frac{1-\sin \left(52^{\circ}\right)}{1+\sin \left(52^{\circ}\right)}}=1.7 \mathrm{kHz}  \tag{9.57}\\
& f_{p}=(5 \mathrm{kHz}) \sqrt{\frac{1+\sin \left(52^{\circ}\right)}{1-\sin \left(52^{\circ}\right)}}=14.5 \mathrm{kHz}
\end{align*}
$$

To obtain a compensator gain of $20.6 \mathrm{~dB} \Rightarrow 10.7$ at 5 kHz , the low-frequency compensator gain must be


Fig. 9.28 The compensated loop gain of Eq. (9.59)

$$
\begin{equation*}
G_{c 0}=\left(\frac{f_{c}}{f_{0}}\right)^{2} \frac{1}{T_{\mathrm{ur0}}} \sqrt{\frac{f_{2}}{f_{p}}}=3.7 \Rightarrow 11.3 \mathrm{~dB} \tag{9.58}
\end{equation*}
$$

A Bode diagram of the $P D$ compensator magnitude and phase is sketched in Fig. 9.27.
With this PD controller, the loop gain becomes

$$
\begin{equation*}
T(i)=T_{\omega 0} G_{\mathrm{ct}} \frac{\left(1+\frac{s}{\omega_{z}}\right)}{\left(1+\frac{s}{\omega_{p}}\right)\left(1+\frac{s}{Q_{0} \omega_{0}}+\left(\frac{s}{\omega_{0}}\right)^{2}\right)} \tag{9.59}
\end{equation*}
$$

The compensated loop gain is sketched in Fig. 9.28. It can be seen that the phase of $T(s)$ is approximately equal to $52^{\circ}$ over the frequency range of 1.4 kHz to 17 kHz . Hence variations in component values, which cause the crossover frequency to deviate somewhat from 5 kHz , should have little impact on the phase margin. In addition, it can be seen from Fig. 9.28 that the loop gain has a de nagnitude of $T_{t n} G_{c 0}$ $\Rightarrow 18.7 \mathrm{~dB}$.

Asymptetes of the quantity $1 /(1+7)$ are constructed in Fig. 9.29. This quantity has a de asymptole of -18.7 dB . Therefore, at frequencies less than 1 kHz , the feedback loop attenuates output voltage disturbances by 18.7 dB . For example, suppose that the input voltage $v_{f}(t)$ contains a 100 Hz variation of amplitude 1 V . With no feedback loop, this disturbance would propagate to the output according to the open-loop transfer function $G_{v g}(s)$, given in Eq. (9.51). At 100 Hz , this transfer function has a gain essentially equal to the de asymptote $D=0.536$. Therefore, with no feedback loop, a 100 Hz variation of amplitude 0.536 V would be observed at the output. In the presence of feedback, the closed-loop line-tooutput transfer function of Eq. (9.5) is obtained, for our cxample, this attentates the 100 Hz variation by an additional factor of $18.7 \mathrm{~dB} \Rightarrow 8.6$. The 100 Hz output voltage variation now has magnitude $0.536 / 8.6$ $=0.062 \mathrm{~V}$.

The low-frequency regulation can be further improved by addition of an inverted zero, as discussed in Section 9.5.2. A PID controller, as in Section 9.5.3, is then obtained. The compensator transfer


Fig. 9.29 Construction of $\|\mathbf{I} /(1+7)\|$ for the $P D$-compensated design example of Fig. 9.28.
function becones

$$
\begin{equation*}
G_{c}(s)=G_{c w} \frac{\left(1+\frac{s}{\omega_{z}}\right)\left(1+\frac{\omega_{L}}{\omega_{s}}\right)}{\left(1+\frac{g}{\omega_{p}}\right)} \tag{9.60}
\end{equation*}
$$

The Bode diagram of this compensator gain is illustrated in Fig, 9.30. The pole and zero frequencies $f_{z}$ and $f_{p}$ are unchanged, and are given by Eq. (9.57). The midband gain $G_{c m}$ is chosen to be the same as the previous $G_{\text {ef }}$ Eq. (9.58). Hence, for frequencies greater than $f_{t}$, the magnitude of the loop gain is


Fig. 9.30 PID compensator transfer function, Eq. (9.60).


Fig. 9.31 Construction of $\|T\|$ and $\|\mathrm{I} /(1+T)\|$ with the $P I D$-compensator of Fig. 9.30 .
unchanged by the inverted zero. The loop continucs to exhibit a crossover frequency of 5 kHz .
So that the inverted zero does not significantly degrade the phase margin, let us (somewhat arbitrarily) choose $f_{L}$ to be one-tenth of the crossover frequency, or 500 Hz . The inverted zero will then increase the loop gain at frequencies below 500 Hz , improving the low-frequency regulation of the output voltage. The loop gain of Fig. 9.31 is obtained. The magnitude of the quantity $1 /(1+T)$ is also constructed. It can be seen that the inverted zero at 500 Hz causes the magnitude of $1 /(1+T)$ at 100 Hz to be reduced by a factor of approximately $(100 \mathrm{~Hz}) /(500 \mathrm{~Hz})=1 / 5$. The total attenuation of $1 /(1+T)$ at 100 Hz is $-32.7 \mathrm{~dB} . \mathrm{A} 1 \mathrm{~V}, 100 \mathrm{~Hz}$ variation in $v_{s}(t)$ would now induce a 12 mV variation in $v(t)$. Further improvements could be obtained by increasing $f_{L}$; however, this would require redesign of the $P D$ portion of the compensator to maintain an adequate phase margin.

The line-to-output transfer function is constructed in Fig. 9.32. Both the open-loop transfer function $G_{\mathrm{ug}}(s), \mathrm{Eq} .(9.51)$, and the closed-loop transfer function $G_{v g}(s) /(1+T(s))$, arc constructed using the algebra-on-the-graph method. The two transfer functions coincide at frequencies greater than the crossover frequency. At frequencies less than the crossover frequency $f_{r}$, the closed-loop transfer function is reduced by a factor of $T(s)$. It can be seen that the poles of $G_{\mathrm{wg}}(s)$ are cancelled by zeroes of $1 /(1+T)$. Hence the closed-loop line-to-output transler function is approximately

$$
\begin{equation*}
\frac{G_{v g}(s)}{(1+\tau(s))} \approx \frac{D}{T_{n 0} G_{c u s}} \frac{1}{\left(1+\frac{\omega_{c}}{s}\right)\left(1+\frac{s}{\omega_{z}}\right)\left(1+\frac{s}{\omega_{r}}\right)} \tag{9.61}
\end{equation*}
$$

So the algebra-on-the-graph method allows simple approximate disturbance-to-output closed-loop transfer functions to be written. Armed with such an antalytical expression, the system designer can easily compute the output disturbances, and can gain the insight required to shape the loop gain $T(s)$ such that system specifications are met. Computer simulations can then be used to judge whether the specifications ate met under all operating conditions, and over expected ranges of component parameter values. Results of computer simulations of the design example described in this section can be found in Appendix $B$, Section B.2.2.


Fig. 9.32 Comparison of open-loop line-to-output transfer function $G_{u g}$ and closed-loop line-to-output transfer function of Eq . (9.61).

### 9.6 MEASUREMENT OF LOOP GAINS

It is good engineering practice to measure the loop gains of prototype feedback systems. The objective of such an excrcise is to verify that the system has been correctly modeled. If so, then provided that a good controller design has been implemented, then the system behavior will meet expectations regarding transient overshoot (and phase margin), rejection of disturbances, de oulput voltage regulation, etc. Unfortunately, there are reasons why practical system protorypes are likely to differ from theoretical models. Phenomena may occur that were not accounted for in the original model, and that significantly influence the system behavior. Noise and electromagnetic interference (EMI) can be present, which cause the system transfer functions to deviate in unexpected ways.

So let us consider the measurement of the loop gain $T(s)$ of the feedback system of Fig. 9.33.


Fig. 9.33 It is desired to determine the loop gain $T(s)$ experimentally, by making measurements at point $A$.


Fig. 9.34 Measurement of loop gain by breaking the loop.
We will make measurements at some point $A$, where two blocks of the network are connected electrically. In Fig. 9.33, the output port of block 1 is represented by a Thevenin-equivalent network, composed of the dependent voltage source $G_{1} \hat{v}_{e}$ and output impedance $Z_{1}$. Block 1 is loaded by the imput impedance $Z_{2}$ of block 2. The remainder of the feedback system is represented by a block diagram as shown. The loop gain of the system is

$$
\begin{equation*}
T(s)=G_{1}(s)\left(\frac{Z_{2}(s)}{Z_{1}(s)+Z_{2}(s)}\right) G_{2}(s) H(s) \tag{9.62}
\end{equation*}
$$

Measurement of this loop gain presents several challenges not present in other frequency response measurements.

In principle, one could break the loop at point $A$, and attempt to measure $T(s)$ using the transfer function measurement method of the previous chapter. As illustrated in Fig. 9.34, a de supply voltage $V_{C C}$ and potentiometer would be used, to establish a dc bias in the voltage $v_{x}$, such that all of the elements of the network operate at the correct quiescent point. Ac voltage variations in $v_{z}(t)$ are coupled into the injection point via a de blocking capacitor. Any other independent ac inputs to the system are disabled. A network analyzer is used to measure the relative magnitudes and phases of the ac components of the voltages $v_{y}(t)$ and $v_{x}(t)$ :

$$
\begin{equation*}
T_{m}(s)=\left.\frac{\hat{v}_{Y}(s)}{\hat{v}_{x}(s)}\right|_{\substack{\hat{v}_{g}=0}} \tag{9.63}
\end{equation*}
$$

The measured gain $T_{m}(s)$ differs from the actual gain $T(s)$ because, by breaking the connection berween blocks 1 and 2 at the measurement point, we have removed the loading of block 2 on block 1 . Solution of Fig. 9.34 for the measured gain $T_{m}(s)$ leads to

$$
\begin{equation*}
T_{m}(s)=G_{1}(s) G_{2}(s) H(s) \tag{9.64}
\end{equation*}
$$

Equations (9.62) and (9.64) can be combined to express $T_{m}(s)$ in terms of $T(s)$ :

$$
\begin{equation*}
T_{n}(s)=T(s)\left(1+\frac{Z_{1}(s)}{Z_{2}(s)}\right) \tag{9.65}
\end{equation*}
$$

Hence,

$$
\begin{equation*}
T_{m}(s)=T(s) \quad \text { provided that }\left\|Z_{2} \mid \geqslant\right\| Z_{1} \| \tag{9,66}
\end{equation*}
$$

So to obtain an accurate measurement, we need to find an injection point where loading is negligible over the range of frequencies to be measured.

Other difficulties are encountered when using the method of Fig. 9.34. The most serious problem is adjustment of the de bias using a potentioncter. The de loop gain is typically very large, especially when a $P I$ controller is used. A small change in the do component of $v_{x}(t)$ can therefore lead to very large changes in the de blases of some elements in the system. So it is difficult to establish the correct de conditions in the circuit. The dc gains may drift during the experiment, making the problem even worse, and saturation of the error amplifier is a common complant. Also, we have seen that the gains of the conventer can be a function of the quiescent operating point; significant deviation from the conect operating point can cause the measured gain to differ from the loop gain of actual operating conditions.

### 9.6.1 Voltage Injection

An approach that avoids the dc biasing problem [3] is illustrated in Fig. 9.35. The voltage source $v_{z}(t)$ is injected between blocks 1 and 2 , without breaking the feedback loop. Ac variations in $v_{2}(t)$ again excite variations in the feedback system, but de bias couditions are determined by the circuit. Indeed, if $v_{z}(t)$ contains no de component, then the biasing circuits of the system itself establish the quiescent operating point. Hence, the loop gain measurement is made at the actual system operating point.

The injection source is modeled in Fig. 9.35 by a Thevenin equivalent network, containing an independent voltage source with source impedance $Z_{s}(s)$. The magnitudes of $v_{z}$ and $Z_{s}$ are irrelevant in the determination of the loop gain. However, the injection of $v_{z}$ does disrupt the loading of block 2 on block 1 . Hence, a suitable injection point must be found, where the loading effect is negligible.

To measure the loop gain by voltage injection, we connect a network analyzer to measure the transfer function from $\hat{v}_{x}$ to $\hat{v}_{y}$. The system independent ac inputs are set to zero, and the network analyzer sweeps the injection voltage $\hat{v}_{2}(t)$ over the intended frequency range. The measured gain is

$$
\begin{equation*}
T_{\nu}(s)=\left.\frac{\hat{v}_{y}(v)}{\hat{v}_{x}(s)}\right|_{\substack{\dot{v}_{r e f}=0 \\ \hat{v}_{k}=0}} \tag{9.67}
\end{equation*}
$$



Fig. 9.35 Measurement of loop gain by voltage injection.

Let us solve Fig. 9.35 , to compare the measured gain $T_{v}(s)$ with the actual loop gain $T(s)$ given by (9.62), The error signal is

$$
\begin{equation*}
\hat{p}_{k}(\hat{s})=-H(s) G_{2}(s) \hat{p}_{k}(s) \tag{9.68}
\end{equation*}
$$

The voltage $\hat{v}_{y}$ can be writen

$$
\begin{equation*}
-\hat{y}(s)=G_{1}(s) \hat{v},(s)-\hat{i}(s) Z_{l}(s) \tag{9.69}
\end{equation*}
$$

where $i(s) Z_{1}(s)$ is the vollage drop across the source impedance $Z_{1}$. Substilution of Eq. (9.68) into (9.69) leads to

$$
\begin{equation*}
-\hat{v}_{y}(s)=-\hat{v}_{2}(s) G_{2}(s) H(s) G_{1}(s)-\hat{i}(s) Z_{1}(s) \tag{9.70}
\end{equation*}
$$

Bul $\hat{i}(s)$ is

$$
\begin{equation*}
\hat{i}(s)=\frac{\hat{Z}_{X}(s)}{Z_{2}(s)} \tag{9.71}
\end{equation*}
$$

Therefore, Eq. (9.70) becomes

$$
\begin{equation*}
\hat{v}_{y}(s)=\hat{v}_{x}(s)\left(G_{1}(s) G_{2}(s) H(s)+\frac{Z_{1}(s)}{Z_{2}(s)}\right) \tag{9.72}
\end{equation*}
$$

Substitution of Eq. (9.72) into (9.67) leads to the following expression for the measured gain $T_{v}(s)$ :

$$
\begin{equation*}
T_{\imath}(s)=G_{1}(s) G_{2}(s) H(s)+\frac{Z_{1}(s)}{Z_{2}(s)} \tag{9.73}
\end{equation*}
$$

Equations (9.62) and (9.73) can be combined to determine the measured gain $T_{\nu}(s)$ in terms of the actual loop gain $T(s)$ :

$$
\begin{equation*}
T_{v}(s)=T(s)\left(1+\frac{Z_{1}(s)}{Z_{2}(s)}\right)+\frac{Z_{1}(s)}{Z_{2}(s)} \tag{9.74}
\end{equation*}
$$

Thus, $T_{r}(s)$ can be expressed as the sum of two terms. The first term is proportional to the actual loop gain $T(s)$, and is approximately equal to $T(s)$ whenever $\left\|Z_{1}\right\| \leqslant\left\|Z_{2}\right\|$. The second term is not proportional to $T(s)$, and limits the minimum $T(s)$ that can be measured with the voltage injection technique. If $Z_{1} / Z_{2}$ is much smaller in magnitude than $T(s)$, then the second term can be ignored, and $T_{v}(s) \approx T(s)$. At frequencies where $T(s)$ is smaller in magnitude than $Z_{1} / Z_{2}$, the measured data must be discarded. Thus,

$$
\begin{equation*}
T_{\mu}(s) \approx T(s) \tag{9.75}
\end{equation*}
$$

provided

$$
\text { (i) }\left|Z_{1}(s)\right|<\left|Z_{2}(s)\right|
$$

Fig. 9.36 Voltage imfection example.
Block 1

(ii) $\| T(s)\left|\geqslant\left|\frac{Z_{1}(s)}{Z_{2}(s)}\right|\right.$

Again, note that the value of the injection source impedance $Z_{5}$ is irrelevant.
As an example, consider voltage injection at the output of an operational amplifier, having a $50 \Omega$ output impedance, which drives a $500 \Omega$ effective load. The system in the wicinity of the injection point is illustrated in Fig. 9.36. So $Z_{1}(s)=50 \Omega$ and $Z_{2}(s)=500 \Omega$. The ratio $Z_{1} / Z_{2}$ is 0.1 , or -20 dB . Let us further suppose that the actual loop gain $T(s)$ contains poles at 10 Hz and 100 kHz , with a dc gain of 80 dB . The actual loop gain magnitude is illustrated in Fig. 9.37.

Voltage injection would result in measurement of $T_{v}(s)$ given in $\mathrm{Eq} .(9.74)$. Note that

$$
\begin{equation*}
\left(1+\frac{Z_{1}(s)}{Z_{2}(s)}\right)=1.1 \Rightarrow 0.83 \mathrm{~dB} \tag{9.76}
\end{equation*}
$$

Hence, for large $\|T\|$, the measured $\left\|T_{v}\right\|$ deviates from the actual loop gain by less than 1 dB. However, at high frequency where $\|T\|$ is less than -20 dB , the measured gain differs significantly. Apparently,


Fig. 9.37 Comparison of measured loop gain $T_{\text {y }}$ and actual loop gain $T$, voltage injection example. The measured gain deviates at high frequency.
$T_{r}(s)$ contains two high-frequency zeroes that are not present in $T(s)$. Depending on the $Q$-factor of these zeroes, the phase of $T_{v}$ at the crossover frequency could be influenced. To ensure that the phase margin is correctly measured, it is important that $Z_{1} / Z_{2}$ be sufficiently small in magnitude.

### 9.6.2 Current Injection

The results of the preceding paragraphs catn also be obtained it dual form, where the loop gain is measured by current injection [3]. As illustrated in Fig. 9.38, we can model block 1 and the analyzer injection source by their Norton equivalents, and use current probes to measure $i_{x}$ and $i_{y}$ The gain measured by current injection is

$$
\begin{equation*}
T(s)=\left.\frac{\hat{i}_{y}(s)}{\hat{i}_{S}(\hat{s})}\right|_{\substack{\hat{i}_{r a f}=0 \\ \hat{r}_{z}=0}} \tag{9.77}
\end{equation*}
$$

It can be shown that

$$
\begin{equation*}
T(s)=T(s)\left(1+\frac{Z_{2}(s)}{Z_{1}(s)}\right)+\frac{Z_{2}(s)}{Z_{1}(s)} \tag{9.78}
\end{equation*}
$$

Hence,

$$
\begin{align*}
& T_{i}(s)=T(s) \text { provided } \\
& \qquad \begin{array}{l}
\text { (i) } \| Z_{2}(s)\left|\leqslant\left|Z_{1}(s)\right|,\right. \text { and } \\
\text { (ii) }\left|T(s) \| \leqslant\left|\frac{Z_{2}(s)}{Z_{1}(s)}\right|\right.
\end{array} \tag{9.79}
\end{align*}
$$

So to obtain an accurate measurement of the loop gain by current injection, we must find a point it the network where block 2 has sufficicntly small input impedance. Again, note that the injection source impedance $Z_{y}$ does not affect the measurement. In fact, we can realize $i_{z}$ by use of a Thevenin-equivalent source, as ilfustrated in Fig. 9.39. The network analyzer injection source is represented by voltage source


Fig. 9.38 Measurement of loop gain by current injection.

Fig. 9.39 Curent injection using Thevenin-equivalent source.

$\hat{v}_{z}$ and output resistance $R_{3}$. A series capacitor, $C_{b}$, is inserted to avoid disrupting the de bias at the injection point.

### 9.6.3 Measurement of Unstable Systems

When the prototype feedback system is unstable, we are even more eager to measure the loop gain-to find out what went wrong. But measurements cannot be made while the system oscillates. We need to stabilize the system, yet measure the original unstable loop gain. It is possible to do this by recognizing that the injection source impedance $Z_{s}$ does not influence the measured loop gain [3]. As illustrated in Fig. 9.40, we can even add additionat resistance $R_{\text {err }}$, effectively increasing the source impedance $Z_{y}$. The measured loop gain $T_{v}(s)$ is unaffected.

Adding series impedance generally lowers the loop gain of a system, leading to a lower crossover frequency and a more positive phase margin. Hence, it is usually possible to add a resistor $R_{e x i}$ that is sufficicnty large to stabilize the system. The gain $T_{v}(s), \mathrm{Eq} .(9.67$ ), continucs to be approximately equal to the original unstable loop gain, according to Eq. (9.75). To avoid disturbing the de bias conditions, it may be necessary to bypass $R_{\text {ext }}$ with inductor $L_{e x r}$. If the inductance value is sufficiently large, then it will not influence the stability of the modified system.


Fig. 9.40 Measurement of an unstable loop gain by voltage injection.

### 9.7 SUMMARY OF KEY POINTS

1. Negative feedback causes the system output to closely follow the reference input, according to the gain $1 / H(s)$. The influence on the oulput of disturbances and variation of gains in the forward path is reduced.
2. The loop gain $T(s)$ is equal to the products of the gains in the forward and feedback paths. The loop gain is a measure of how well the leedback system works: a large loop gain leads to better regulation of the output. The crossower frequency $f_{c}$ is the frequency at which the loop gain $T$ has unity magnitude, and is a measure of the bandwidth of the control system.
3. The introduction of feedback causes the transfer functions from disturbances to the output to be multiplied by the factor $\mathrm{I} /(1+T(s)$ ). At frequencies where $T$ is large in magnitude (i.e., below the crossover frequency), this factor is approximately equal to $1 / T(s)$. Hence, the influence of low-frequency disturbances on the output is reduced by a factor of $1 / T(s)$. At frequencies where $T$ is small in magnitude (i.e., above the crossover frequency), the tactor is approximatcly equal to 1 . The fecdback loop then has no effect. Closedboop disturbance-to-output transfer functions, such as the line-to-ontput transfer function or the output impedance, can easily be constructed using the algebra-on-the-graph method.
4. Stability can be assessed using the phase margin test. The phase of $T$ is evaluated at the crossover frequency, and the stability of the important closed-loop quantities $T /(l+T)$ and $1 /(1+T)$ is then deduced. Inadequate phase margin leads to ringing and overshoot in the system transient response, and peaking in the closed-loop transfer functions.
5. Compensators are added in the forward paths of feedback loops to shape the loop gain, such that desired performance is obtained. Lead compensators, or $P D$ controllers, are added to improve the phase margin and extend the control system bandwidth. Pl controllers are used to increase the low-frequency loop gain, to improve the rejection of low-frequency disturbances and reduce the steady-state error.
6. Loop gains can be experimentally measured by use of voltage or current injection. This approach avoids the problem of establishing the correct quiescent operating conditions in the system, a common difficulty in systems having a large de loop gain. An injection point must be found where interstage loading is not significant. Unstable loop gains can also be measured.

## References

[1] B. Kuo, Automatic Control Systems, New York: Prentice-Hall, Inc.
[21 J. D'Azzo and C. Houpis, Linear Control System Analysis and Design: Conwentionat and Modent, New York: McGraw-Hill, 1995.
[3] R. D. Midplemrook, "Measurement of Loop Gain in Feedback Systems," International Joumal of Etectronics, Vol. 38, No, 4, pp. 485-512, 1975.
[4] R. D. Midolebrook, "Design-Oriented Analysis of Feedback Amplifiers," Proceedings National Electronics Conference, Vol. XX, October 1964, pp. 234-238.

## PROBLEMS

9.1 Derive both forms of Eq. (9.25).
9.2 The flyback converter system of Fig. 9.41 contains a feedback loop for regulation of the main output voltage $v_{1}$. An auxiliary output produces voltage $v_{2}$. The dc input voltage $v_{\rho}$ lies in the range $280 \mathrm{~V} \leq v_{g} \leq$ 380 V . The compensator network has transfer function

$$
G_{c}(s)=G_{c \infty}\left(1+\frac{\omega_{1}}{s}\right)
$$

where $G_{\text {ces }}=0.05$, and $f_{1}=\omega_{1} / 2 \pi=400 \mathrm{~Hz}$.
(a) What is the steady-state value of the etror voltage $\nu_{i}$ (f)? Explain your reasoning.
(b) Determine the steady-state value of the main output voltage $v_{1}$.
(c) Estimate the steady-state value of the auxiliary output voltage $v_{2}$.

Fig. 9.41 Flyback converter system of Problem 9.2.

9.3 In the boost converter system of Fig. 9.42, all elements are ideal. The compensator has gain $G_{c}(s)=250 / s$.

Fig. 9.42 Boost converter system of Problem 9.3.

(a) Construct the Bode plot of the loop gain $T(s)$ magnitude and phase. Label values of all comer frequencies and $Q$-factors, as appropriate.
(b) Detcrmine the crossover frequency and phase margin.
(c) Construct the Bode diagram of the magnitude of $\mathrm{I} /(1+T)$, using the algebra-on-the-graph method. Label values of all corner frequencies and $Q$-factors, as appropriate.
(d) Construct the Bode diagram of the maguitude of the closed-loop line-to-output transfer function. Label values of all corner frequencies and $Q$-factors as appropriate.
9.4 A certain inverter system has the following loop gain

$$
T(s)=T_{0} \frac{\left(1+\frac{s}{\omega_{z}}\right)}{\left.\left(1+\frac{s}{\omega_{1}}\right)\left(1+\frac{s}{\omega_{2}}\right)\right]_{1}\left(1+\frac{s}{\omega_{3}}\right)}
$$

and the following open-loop line-co-output transfer function

$$
G_{v k}(s)=G_{g 0} \frac{1}{\left(1+\frac{s}{w_{1}}\right)\left(1+\frac{s}{\left(\omega_{3}\right)}\right)}
$$

where

$$
\begin{array}{ll}
T_{0}=100 & \omega_{1}=500 \mathrm{rad} / \mathrm{sec} \\
\omega_{2}=1000 \mathrm{rad} / \mathrm{sec} & \hat{\omega}_{3}=24000 \mathrm{rad} / \mathrm{sec} \\
\omega_{2}=4000 \mathrm{rad} / \mathrm{sec} & G_{50}=0.5
\end{array}
$$

The gain of the feedback connection is $H(s)=0.1$.
(a) Sketch the magnitude and phase asymptotes of the loop gain $T(s)$. Determine numerical values of the crossover frequency in Hz and phase margin in degrees.
(b) Construct the magnitude asymptotes of the closed-loop line-to-output transler function. Label important features.
(c) Construct the magnitude asymptotes of the closed-loop transfer function from the reference voltage to the output voltage. Label important features.
9.5 The forward converter system of Fig. $9.43(\mathrm{a})$ is constructed with the element values shown. The quiescent value of the input volage is $v_{s}=380 \mathrm{~V}$. The transformer has turns ration $n_{1} / h_{3}=4.5$. The duty cycle produced by the pulse-width modulator is restricted to the range $0 \leq d(t) \leq 0.5$. Within this range, $d(t)$ follows the control voltage $v_{\mathrm{r}}(t)$ according to

$$
d(t)=\frac{1}{2} \frac{v_{c}(t)}{V_{t q}}
$$

with $V_{M}=3 \mathrm{~V}$.
(a) Determine the quiescent values of: the duty cycle $D$, the output voltage $V$, and the control voltage $V_{r}$.
(b) The op-amp circuit and feedback connection can be modeled using the block diagram illustrated in Fig. 9.43(b), with $H(s)=R_{2} /\left(R_{1}+R_{2}\right)$. Dercrmine the transfer functions $G_{6}(s)$ and $G_{1}(s)$.
(c) Sketch a block diagram which models the small-signal ac variations of the complete system, and determine the transfer function of each block. Hint: the transformer magnetizing inductance has negligible influence on the converter dynamics, and can be ignored. The small-signal models of the forward and buck converters are similar:
(d) Construct a Bode plot of the loop gain magnitude and phase. What is the crossover frequency? What is the phase margin?
(e) Construct the Bode plot of the closed-loop line-to-gutput transfer function magnitude
(a)

(b)


Fig. 9.43 Forward conwerter system of Problem 9.5; (a) systen diagram, (b) modeling the op amp circuit using a block diagram.

$$
\| \frac{\hat{y}}{\hat{v}_{\underline{y}}}
$$

Label important features. What is the gain at 120 Hz ? At what fiequency do disturbances in $v_{g}$ have the greatest influence on the oulput voltage?'
9.6 In the voltage regulator system of Fig. 9.43, described in Problem 9.5, the inpul voltage $v_{g}(t)$ contains a 120 Hz variation of peak amplitude 10 V .
(a) What is the amplitude of the resulting 120 Hz variation in $v(t)$ ?
(b) Modify the compensator network such that the 120 Hz output voltage variation has peak amplitude less than 25 mV . Your modification should leave the de output voltage unchanged, and should result in a crossover frequency no greater than 10 kHz .
9.7 Design of a boost converter with curment feedback and a PI compensator. In some applications, it is desired to control the converter input teminal curtent waverorm. The boost converter system of Fig. 9.44 contains a fecdback loop which causes the converter input curtent $i_{g}(t)$ to be proportional to a reference voltage $v_{\text {ret }}(f)$. The feedback connection is a current sense circuit having gain $H(s)=0.2$ volts per ampere. A conventional pulse width modulator circuit ( Fiz .7 .63 ) is employed, having a sawtooth wave-


Fig. 9.44 Boost converter system with current feedback, Problem 9.7.
form with peak-peak amplitude of $V_{M}=3 \mathrm{~V}$. The quiescent values of the inputs are: $V_{g}=120 \mathrm{~V}$, $V_{r e f}=2 \mathrm{~V}$. All elements are ideal,
(a) Determine the quiescent values $D, V$, and $l_{g}$.
(b) Determine the small-signal transfer lunction

$$
G_{l d}(s)=\frac{i_{p^{\prime}}(s)}{\hat{d}(s)}
$$

(c) Skerch the magritude and phase asymptotes of the uncompensated $\left(G_{c}(s)=1\right)$ loop gain.
(d) It is desired to obtain a loop gain magnitude of at least 35 dB at 120 Hz , while maintaining a phase margin of at least $72^{\circ}$. The crossover freguency should be no greater than $f / 10=10 \mathrm{kHz}$. Design a PI compensator that accomplishes this. Sketch the magnitude and phase asymptotes of the resulting loop gain, and label important features.
(c) For your design of part (d), skech the magnitude of the closed-loop transter function

$$
\frac{\hat{i}_{g}(s)}{\hat{v}_{\pi s}(\hat{s})}
$$

## Label important fealures.

Design of a buck regulator to meet closed-loop oulput impedance specifications. The buck converter with control system illustrated inFig. 9.45 is to be designed to meet the following specifications. The closed-loop output impedance should be less than $0.2 \Omega$ over the entire frequency range 0 to 20 kHz . To ensure that the transient response is well-behaved, the poles of the closed-loop transfer functions, in the vicinity of the crossover frequency, should have $Q$ factors no greater than unity. The quiescent load culrent $I_{\text {Loat }}$, can vary from 5 A to 50 A , and the above specifications nilust be met for every value of $I_{\text {Loa }}$ in this range. For simplicity. you may assume that the input voltage vg does not vary. The loop gain crossover frequency $f_{c}$ may be chosen to be no greater than $f_{s} / 10$, or 10 kHz . You may also assume that all elements are ideal. The pulse-width modulator circuit obeys Eq. (7.173).
(a) What is the intended de output voltage V? Over what range does the eltective load resistance $R_{\text {LOAD }}$ vary?


Fig. 9.45 Buck regulator system. Problem 9.8.
(b) Construct the magnitude asymptotes of the open-loop output impedance $Z_{\text {ouis }}$ (s). Over what range of frequencres is the output impedance specification not met? Hence, deduce how large the minimum loop gain $T(s)$ must be in magnitude, such that the closed-loop output impedance meets the specification. Choose a suitable crossover frequency $f_{c}$.
(c) Design a compensator network $G_{c}(s)$ such that all specifications are met. Additionally, the de loop gain $T(s)$ should be at least 20 dB . Specify the following:
(i) Your choice for the transfer function $G_{c}(s)$
(ii) The worst-case closed-loop $Q$
(iii) Bode plots of the loop gaiti $T(s)$ and the closed-loop output impedance, for load currents of 5 A and 50 A . What effect does variation of $R_{\text {LoAD }}$ have on the closed-loop behavior of your design?
(d) Design a circuit using resistors, capacitors, and an op amp to realize your compensator transfer function $G_{c}(s)$.
9.9 Design of a buck-boost voltage regulator. The buck-boost converter of Fig. 9.46 operates in the continuous conduction mode, with the element values shown. The nominal input voltage is $V_{s}=48 \mathrm{~V}$, and it is desired to regulate the output voltage at -15 V . Design the best compensator that you can, which has high crossower frequency (but no greater than $10 \%$ of the switching frequency), large loop gain over the band width of the feedback loop, and phase margin of at least $52^{\prime \prime}$.

Fig. 9.46 Buck-boost voltage regulator system, Problem 9.9.

(a) Specify the required value of $H$. Sketch Bode plots of the uncompensated loop gain magnitude and phase, as well as the magnitude and phase of your proposed compensator transfer function $G_{r}(s)$. Label the important features of your plots.
(b) Construct Bode diagrams of the magnitude and phase of your compensated loop gain $T(s)$, and also of the magnitude of the quantities $T /(1+T)$ and $\mathrm{I}(1+T)$.
(c) Discuss your design. What prevents you from further increasing the crossover frequency? How barge is the loop gain at 120 Hz ? Can you obtain more loop gain at 120 Hz ?
9.10 The loop gain of a certain fcedback system is measured, using voltage injection at a point in the torwatd path of the loop as illustrated in Fig. 9.47(a). The data in Fig. 9.47(b) is obtained. What is $T(s)$ ? Specify $7(s)$ in factored pole-zero form, and give numerical values for all important features. Over what range of frequencies does the measurement give valid results?
(a)

(b)


Fig. 9.47 Experimental measurement ol Ioop gain, Problem 9.10: (a) measurement via voltage injection, (b) measured data.

## 10

## Input Filter Design

### 10.1 INTRODUCTION

### 10.1.1 Conducted EMI

It is nearly always required that a filter be added at the power input of a switching conventer. By attenuating the swiching harmonics that are present in the converter input current waveform, the input filter allows compliance with regulations that limit condtected electromagnetic interference (EMI). The input filter can also protect the converter and its load from transients that appear in the input voltage $v_{g}(t)$, thereby improving the system reliability.

A simple buck converter example is illustrated in Fig. 10.1. The converter injects the pulsating current $i_{g}(t)$ of Fig. 10.1(b) into the power source $v_{s}(t)$. The Fourier serics of $i_{s}(t)$ contains harmonics at multiples of the switching frequency $f_{s,}$ as follows:


Fig. 10.1 Buck converter example: (a) circuit of power stage, (b) pulsating input current waveform.


Fig. 10.2 Addition of a simple $L-C$ low-pass filter to the power input terminals of the buck converter: (a) circuit. (b) input current waveforms.

$$
\begin{equation*}
i_{2}(t)=D l+\sum_{k=1}^{\infty} \frac{2 l}{k \pi} \sin (k n D) \cos (k \omega t) \tag{10.1}
\end{equation*}
$$

In practice, the magnitudes of the higher-order harmonics carn also be significantly affected by the current spike caused by diode reverse recovery, and also by the linite slopes of the switching transitions. The large high-frequency cument harnonics of $i_{g}(t)$ can interfere with television and radio reception, and can disrupt the operation of nearby electronie equipment. In conscquence, regulations and standards cxist that limit the amplitudes of the harmonic currents injected by a switching converter into its power source [1-8]. As an example, if the dc inductor current $i$ of Fig. 10.2 has a magnitude of several Amperes, then the fundamental component ( $n=1$ ) has an ms amplitude in the vicinity of one Ampere. Regulations may require attenuation of this current to a valuc typically in the range $10 \mu \mathrm{~A}$ to $100 \mu \mathrm{~A}$.

To meet limits on conducted EMl. it is necessary to add an input filter to the converter. Figure 10.2 illustrates a simple single-section $L-C$ low-pass filter, added to the input of the converter of Fig. 10.1. This filter attenuates the current harmonics produced by the switching converter, and thereby smooths the current waveform drawn from the power source. If the filter has transfer function $H(s)=i_{i r} / i_{g}$, then the input cument Fourier serics becomes

$$
\begin{equation*}
i_{i n}(t)=H(0) D I+\sum_{k=1}^{\infty}\|H(k j \omega)\| \frac{2 U}{k \pi} \sin \{k \pi D) \cos \{k \omega t+\angle H(k j \omega)\} \tag{10.2}
\end{equation*}
$$

In other words, the amplitude of cach curent harmonic at angular frequency h $\omega$ is altenuated by the filter transter function at the harmonic frequency, $\|H(k j \omega)\|$. Typical requirements effectively limit the curtent harmonics to have anplitudes less than $100 \mu \mathrm{~A}$, and hence input filters are often required to attenuate the current amplitudes by 80 dB or more.

To improve the reliability of the system, input filters are sometimes required to operate normally when transients or periodic disturbances are applied to the power irput. Such conducted susceptibility specifications force the designer to damp the input filter resonances, so that input disturbances do not excite excessive curcents or voltages within the filter or converter.


Fig. 10.3 Small-signal equivalent circuit models of the buck comverter: (a) basic converter model, (b) with addition of input filter.

### 10.1.2 The Input Filter Design Problem

The situation faced by the design engineer is typically as follows. A switching regulator has been designed, which meets performance specifications. The regulator was properly designed as discussed in Chapter 9, using a small-signal model of the converter power stage such as the equivalent circuit of Fig. $10.3(a)$. In consequence, the transient response is well damped and sufficiently fast, with adequate plase margin at all expected operating points. The output impedance is sufficiently small ower a wide frequency range. The line-to-output transfer function $G_{v g}(s)$, or audiosusceptibility, is sufficiently small, so that the oulput voltage remains regulated in spite of variations in $\hat{v}_{g}(t)$.

Having developed a good design that meers the above goals regarding dynamic response, the problem of conducted EMI is then addressed. A low-pass filter having attenuation sufficient to meet conducted EMI specifications is constructed and added to the converter input. A new problem then arises: the input filter changes the dynamics of the converter. The transient response is modified, and the control system may even become unstable. The output impedance may become large over some frequency range, possibly exhibiting resonances. The audiosusceptibility may be degrated.

The problem is that the input filter affects the dynamics of the converter, often in a manner that degrades regulator performance. For example, when a single-scction $L C$ input filter is added to a buck converter as in Fig. 10,2(a), the small-signal equivalent circuit model is modified as shown in Fig. 10.3 (b). The input filter elements affect all transfer functions of the converter, including the control-to-

Fig. 10.4 Control-to-output transfer functions predicted by the equivalent circuit models of Fig. 10.3. Dashed lines: without inpue filter [Fig. 10.3(a)], Solid lines: with input filter [Fig. 10.3(b)].

output transfer function $G_{\nu d}(s)$, the line-to-output transter function $G_{\nu G}(s)$, and the converter output impedance $Z_{\text {aut }}(s)$. Moreover, the influence of the input filter on these transfer functions can be quite severe.

As an illustration, let's examine how the control-to-output transfer function $G_{v d}(s)$ of the buck converter of Fig. 10.1 is altered when a simple $L$ - $C$ input filter is added as in Fig. 10.2. For this example, the element values are chosen to be: $D=0.5, L=100 \mu \mathrm{H}, C=100 \mu \mathrm{~F}, R=3 \Omega, L_{f}=330 \mu \mathrm{H}, C_{f}=470 \mu \mathrm{~F}$. Figure 10.4 contains the Bode plot of the magnitude and phase of the control-to-output transfer function $G_{\text {ud }}(s)$. The dashed lines are the magnitude and phasc before the input filter was added, generated by solution of the model of Fig. 10.3 (a). The complex poles of the converter output filter cause the phase to approach $-180^{\circ}$ at high frequency. Wsually, this is the model used to design the regulator feedback loop and to evaluate the phase margin (see Chapter 9 ). The solid lines of Fig. 10.4 show the magnitude and phase after addition of the imput fiter, generated by solution of the model of Fig. 10.3(b). The magnitude exhibits a "glitch" at the resonant frequency of the input filter, and an additional - $360^{\circ}$ of phase shift is introduced into the phase. It cau be shown that $G_{v i}(s)$ now contains an additional complex pole pair and a complex right half-plane zero pair, associated with the input filter dynamics. If the crossover frequency of the regulator feedback loop is near to or greater than the tesonant frequency of the input filter, then the loop phase margin will become negative and instability will result. Such behavior is typical; consequently, input filters are notorious for destabilizing switching regulator systems.

This chapter shows how to mitigate the stability problem, by introducing damping into the input filter and by designing the input filter such that its output impedance is sufficiently small [9-21]. The result of these measures is that the effect of the input filter on the coutrol-to-output transfer function becomes negligible, and bence the converter dynamics are much better behaved. Although analysis of the fourth-order system of Fig. 10.3(b) is potentially quite complex, the approach used here simplifies the problem through use of impedance inequalities involving the converter input impedance and the filter output impedance $[9,10]$. These inequalities are based on Middlebrook's extra element theorem of Appendix C. This approach allows the engineer to gain the insight needed to effectively design the input filter. Optimization of the damping networks of input fifters, and design of multiple-section filters, is also discussed.


Fig. 10.5 Addition of an input filter to a switching voltage regulator system.

### 10.2 EFFECT OF AN INPUT FILTER ON CONVERTER TRANSFER FUNCTIONS

The control-to-output transfer function $G_{v d}(s)$ is defined as follows:

$$
\begin{equation*}
G_{w}(s)=\left.\frac{\hat{q}(s)}{d(s)}\right|_{c_{s^{(s)}}(t)=4} \tag{103}
\end{equation*}
$$

The control-to-output transfer functions of basic CCM comerters with no input filters are listed in Section 8.2.2.

Addition of an input filter to a switching regulator leads to the system illustrated in Fig. 10.5. To determine the control-h-output transfer function in the presence of the input filter, we set $\hat{v}_{g}(s)$ to zero and solve for $\hat{b}(s) / \hat{d}(s)$ according to Eq. (10.3). The input filter can then be represented simply by its output impedance $Z_{o}(s)$ as illustrated in Fig. 10.6. Thus, the input filter can be treated as an extra element having impedance $Z_{0}(s)$. In Appendix C, Section C.4.3, Middlebrook's extra element theorem is employed to determine how addition of the input filter modifies the control-to-output transfer function. It is found that the modified control-to-output transfer function can be expressed as follows [9]:

$$
\begin{equation*}
G_{v i d}(s)=\left(\left.G_{\mathrm{vi}( }(s)\right|_{Z_{d}(s)=0}\right)\left(\frac{\left(1+\frac{Z_{d}(s)}{Z_{k}(s)}\right)}{\left(1+\frac{Z_{d}(s)}{Z_{d}(s)}\right)}\right. \tag{10.4}
\end{equation*}
$$

Fig. 10.6 Determination of the control-to-output transfer function $G_{\text {we }}(r)$ for the system of Fig. 10.5.


Table 10.1 liput filter design criteria for basic converters

| Converrer | $Z_{M}(s)$ | $Z_{i j}(s)$ | $Z_{4}(s)$ |
| :---: | :---: | :---: | :---: |
| Buck | $-\frac{R}{D^{2}}$ | $\frac{R}{D^{2}} \frac{\left(1+s_{R}^{L}+s^{2} L C\right)}{(1+s R C)}$ | $\frac{\sim L}{D^{2}}$ |
| Boost | $-D^{2} R\left(1-\frac{s L}{D^{2} R}\right)$ | $D^{\prime 2} R \frac{\left(1+s \frac{L}{D^{2} R}+s^{2} \frac{L C}{D^{2}}\right)}{(1+s R C)}$ | $s L$ |
| Buck-boost | $-\frac{D^{2} R}{D^{2}}\left(1-\frac{\Delta D L}{D^{2} R}\right)$ | $\frac{D^{2} R}{D^{2}} \frac{\left(1+s-\frac{L}{D^{2} R}+s^{2} \frac{L C}{D^{2}}\right)}{(1+s R C)}$ | $\frac{S L}{D^{2}}$ |

where

$$
\begin{equation*}
\left.G_{\mathrm{wd}}(s)\right|_{Z_{p}(s)=\|} \tag{10.5}
\end{equation*}
$$

is the original control-to-output transfer function with no input filter. The quantity $Z_{D}(s)$ is equal to the converter input impedance $Z_{i}(s)$ under the condition that $\hat{d}(s)$ is equal to zero:

$$
\begin{equation*}
Z_{0}(s)=\left.Z_{i}(s)\right|_{i(s)=0} \tag{10.6}
\end{equation*}
$$

The quantity $Z_{N}(s)$ is equal to the converter input impedance $Z_{i}(s)$ under the condition that the feedback controller of Fig. 10.5 operates ideally; in other words, the controller waries $d(s)$ as necessary to maintain $\hat{v}(s)$ equal to zero:

$$
\begin{equation*}
Z_{N}(s)=\left.Z_{i}(s)\right|_{\dot{i}(s)=0 \mid 10} \tag{10.7}
\end{equation*}
$$

In terms of the canonical circuit model parameters described in Section $7.5, Z_{M^{\prime}}(x)$ can be shown to be

$$
\begin{equation*}
Z_{M}(s)=-\frac{e(s)}{j(s)} \tag{10.8}
\end{equation*}
$$

Expressions for $Z_{N}(s)$ and $Z_{D}(s)$ for the basic buck, boost, and buck-boost converters are listed in Table 10.1.

### 10.2.1 Discussion

Equation (10.4) relates the power stage control-to-output transfer function $G_{v d}(s)$ to the output impedance $Z_{b}(s)$ of the input filter, and also to the quantities $Z_{M}(s)$ and $Z_{b}(s)$ measured at the power input port of the convetter. The quantity $Z_{D}(s)$ coincides with the open-loop input impedance of the converter.

As described above, the quantity $Z_{M}(s)$ is equal to the input port impedance of the converter
(a)

(b)

Fig. 10.7 Power input port characteristics of an ideal switchitg voltage regulator: (a) equivalent circuit model, including dependent power sink, (b) constant power characteristic of input port.
power stage, under the conditions that $\hat{d}(s)$ is varied as necessary to null $\hat{p}(s)$ to zero. This is, in fact, the function performed by an ideal controller: it varies the duty cycle as necessary to maintain zero error of the output voltage. Thercfore, $Z_{M}(s)$ coincides with the impedance that would be measured at the converter power input terminals, if an ideal feedback loop perfectly regulated the converter output voltage. Of course, Eq. (10.4) is valid in general, regardless of whether a control system is present.

Figure 10.7 illustrates the large-signal behavior of a feedback joop that perfectly regulates the converter output voltage. Regardless of the applied input voltage $v_{g}(t)$, the output voltage is maintained equal to the desired value $V$. The foad power is therefore constant, and equal to $P_{\text {tererd }}=V^{2} / R$. In the idealized case of a lossless converter, the power flowing into the converter input terminals will also be equal to $P_{\text {tout }}$ regardless of the valuc of $v_{y}(t)$. Hence, the power input terminal of the converter obeys the equation

$$
\begin{equation*}
\left\langle v_{S}(i)\right\rangle_{T_{s}}\left\langle i_{g}(t)\right\rangle_{T_{s}}=P_{\text {touat }} \tag{109}
\end{equation*}
$$

This characteristic is illustrated in Fig. 10.7(b), and is represented in Fig. 10.7(a) by the dependent power sink symbol. The properties of power sources and power sinks are discussed in detail in Chapter 11.

Figure 10.7(b) also illustrates lincarization of the constant input power characteristic, about a quiescent operating point. The resulting line has negative slope; therefore, the incremental (small signal) input resistance of the ideal voltage regulator is negative. For example, increasing the voltage $\left\langle v_{g}(t)\right\rangle_{T_{s}}$
causes the current $\left\langle i_{g}(t)\right\rangle_{T_{S}}$ to decrease, such that the power remains constant. This incremental resistance has the value [9,14]:

$$
\begin{equation*}
-\frac{R}{M^{2}} \tag{10.10}
\end{equation*}
$$

where $R$ is the output load resistance, and $M$ is the conversion ratio $V / V_{s}$. For each of the conventers listed in Table 10.1 , the dc asymptote of $Z_{M}(s)$ coincides with the negative incremental resistance given by the equation above.

Practical control systems exhibit a limited bandwidth, determined by the crossover frequency $f_{\sigma}$ of the feedback loop. Therefore, we would expect the closed-loop regulator input impedance to be approximately equal to $Z_{p}(s)$ at low frequency $\left(f<f_{c}\right)$ where the loop gain is large and the regulator works well. At frequencies above the bandwidth of the regulator $\left(f>f_{c}\right.$ ), we expect the converter input impedance to follow the open-loop value $Z_{p}(s)$. For closed-loop conditions, it can be shown that the regulator input impedance $Z_{i}(s)$ is, in fact, described by the following equation:

$$
\begin{equation*}
\frac{1}{Z_{i}(s)}=\frac{1}{Z_{i}(s)} \frac{T(s)}{1+T(s)}+\frac{1}{Z_{i}(s)} \frac{1}{1+T(s)} \tag{10.11}
\end{equation*}
$$

where $T(s)$ is the controller loop gain. Thus, the regulator input impedance follows the negative resistance of $Z_{M}(s)$ at low frequency where the magnitude of the loop gain is large [and hence $T(1+T)=1$, $1 /(1+T) \approx 0]$, and revers to the (positive) open-loop impedance $Z_{D}(s)$ at high frequency where $\|T\|$ is small [i.e., where $T /(1+T) \approx 0,1 /(1+T) \approx 1]$.

When an undamped or lightly damped input filter is connected to the regulator input port, the input filter can interact with the negative resistance characteristic of $Z_{N}$ to form a negative resistance oscillator. This further explains why addition of an input filter tends to lead to instabilities.

### 10.2.2 Impedance Inequalities

Equation (10.4) reveals that addition of the input filter causes the control-to-output transfer function to be modified by the factor

$$
\begin{equation*}
\frac{\left(1+\frac{Z_{o}(s)}{Z_{w}(s)}\right)}{\left(1+\frac{Z_{v}(s)}{Z_{D}(s)}\right)} \tag{10.12}
\end{equation*}
$$

called the correction factor, When the following inequalities are satisfied,

$$
\begin{align*}
& \| Z_{v}|\in| Z_{w} \mid \text { and }  \tag{10.13}\\
& \left\|Z_{o}\left|\leqslant \| Z_{\nu}\right|\right.
\end{align*}
$$

then the correction factor has a magnitude of approximately unity, and the input filter does not substantially alter the control-to-output transfer function [9,10]. These inequalities limit the maximum ailowable outpur impedance of the input filter, and conslitute useful filter design criteria. One can sketch the Bode plots of $\left\|Z_{i}(j \omega)\right\|$ and $\left|\mid Z_{D}(j \omega) \|\right.$, and compare with the Bode plot of || $\left.Z_{o}(j \omega)\right| \mid$. This allows the engineer to gain the insight necessary to design an input filter that satisfies Eq. (10.13).

A similar analysis shows that the converter output impedance is not substantially affected by the input filter when the following inequalities are satisfied:

$$
\begin{align*}
& \left\|Z_{s}\right\|<\| Z_{e} \mid, \text { and }  \tag{10.14}\\
& \mid Z_{v}\|<\| Z_{D} \|
\end{align*}
$$

where $Z_{D}(s)$ is again as given in Table 10.1. The quantity $Z_{d}(s)$ is equal to the converter input impedance $Z_{i}(s)$ under the contitions that the converter output is shorted:

$$
\begin{equation*}
Z_{e}=\left.Z_{i}\right|_{i=0} \tag{10.15}
\end{equation*}
$$

Expressions for $Z_{e}(s)$ Cor basic converters are also listed in Table 10. h .
Similar impedance inequalities can be derived for the case of current-programmed converters [12,13], or converters operating in the discontinuous conduction mode. In [12], impedance inequalities nearly identical to the above cquations were shown to guarantee that the input filter does not degrade transient response and stability in the current-programmed case. Feedforward of the converter input voltage was suggested in [16].

### 10.3 BUCK CONVERTER EXAMPLE

Let us again consider the example of a simple buck converter with $L-C$ input filter, as illustrated in Fig. 10.8(a). Upon replacing the converter with its small-signal model, we obtain the equivalent circuit of Fig. 10.8 (b). Let's evaluate Eq. (10.4) for this example, to find how the imput filter modifies the control-tooulpul transler function of the converter.

### 10.3.1 Effect of Undamped Input Filter

The quantities $Z_{p}(s)$ and $Z_{D}(s)$ can be read from Table 10.1 , or can be dorived using Eqs. (10.6) and (10.7) as further described in Appendix C. The quantity $Z_{S}(s)$ is given by Eq. (10.6). Upon setting $d(s)$ to zero, the converter small signal model reduces to the circuit of Fig. $10.9(\mathrm{a})$. It can be seen that $Z_{D}(s)$ is equal to the input impedance of the $R-L-C$ filter, divided by the square of the thrns ratio:

$$
\begin{equation*}
Z_{D}(s)=\frac{1}{D^{2}}\left\{\left(s L+R \| \frac{1}{s C}\right)\right. \tag{10.16}
\end{equation*}
$$

Construction of asymptotes for this impedance is treated in Section 8.4 , with the results for the numerical values of this example given in Fig. 10.10. The load resistance dominates the impedance at low frequency, leading to a dc asymptote of $R / D^{2}=12 \Omega$. For the high- $Q$ case shown, $\left\|Z_{D}(j \omega)\right\|$ follows the oufput capacitor asymptote, reflected through the square of the effective lums raio, at intermediate frequencies. A series resonance occurs at the output filter resonant frequency $f_{0}$, given by

$$
\begin{equation*}
f_{0}=\frac{1}{2 \pi \sqrt{L C}} \tag{10.17}
\end{equation*}
$$

For the element values listed in Fig. $10.8(\mathrm{a})$, the resonant frequency is $f_{0}=1.6 \mathrm{kHz}$. The values of the asymptotes at the resonant frequency $f_{0}$ are given by the characteristic impedance $R_{0}$, referred to the


Fig. 10.8 Buck converter example: (a) converter circuit, (b) small-sigual model.


Fig. 10.9 Determination of the quantities $Z_{N}(s)$ and $Z_{n}(s)$ for the circuit of Fig. 10.B(b): (a) delermination of $Z_{D}(s)$, (b) determination of $Z_{s}(s)$.


Fig. 10.10 Construction of $H Z_{\alpha}(j \omega) \|$ and $\|, Z_{\nu}(j \omega) H$, buck converter example.
transformer primary:

$$
\begin{equation*}
\frac{R_{0}}{D^{2}}=\frac{1}{D^{2}} \sqrt{\frac{L}{C}} \tag{10.18}
\end{equation*}
$$

For the element values given in Fig. 10.8(a), this expression is equal to $4 \Omega$. The $Q$-factor is given by

$$
\begin{equation*}
Q=\frac{R}{R_{0}}=R \sqrt{\frac{C}{L}} \tag{10.19}
\end{equation*}
$$

This expression yields a numerical value of $Q=3$. The value of $\left\|Z_{0}(j \omega)\right\|$ at the resonant frequency 1.6 kHz is therefore equal to $(4 \Omega) /(3)=1.33 \Omega$. At high frequency. I| $Z_{D}(j \omega) \|$ follows the reflected inductor asymptote.

The quantity $Z_{M}(s)$ is given by Eq. (10.7). This impedance is equal to the converter input impedance $Z(s)$, under the conditions that $\hat{d}(s)$ is varied to maintain the outpat voltage $\hat{v}(s)$ at zero. Figure $10.9(b)$ illustrates the derivation of an expression for $Z_{M}(s)$. A test current source $\hat{i}_{\text {test }}(s)$ is injected at the


$$
\begin{equation*}
Z_{s}(s)=\left.\frac{\hat{i}_{\operatorname{tes}}(s)}{i_{\operatorname{tast}}(s)}\right|_{i \rightarrow \pi i l} ^{0} \tag{10.20}
\end{equation*}
$$

The null condition $\hat{v}(s) \underset{\text { unf }}{ } 0$ greatly simplifies analysis of the circuit of Fig. $10.9(b)$. Since the voltage $\hat{v}(s)$ is zeto, the currents through the capacitor and load impedances are also zero. This further implies that the inductor current $\hat{i}(s)$ and transformer winding cuments are zero, and hence the voltage across the inductor is also zero. Finally, the voltage $\hat{v},(s)$, equal to the output voltage plus the inductor volage, is zero.

Since the currents in the windings of the transfomer model are zero, the current $i_{\text {ters }}(s)$ is equal to the independent source curtent $I \vec{d}(s)$ :

$$
\begin{equation*}
i_{\mathrm{tem}}(s)=I \hat{d}(s) \tag{10.21}
\end{equation*}
$$

Because $\hat{v}_{s}(s)$ is equal to zero, the voltage applied to the secondary of the transformer model is equal to the independent source voltage $-V_{g} d(s)$. Upon dividing by the tums ratio $D$, we obtain $\hat{v}_{\text {fess }}(s)$ :

Fig. 10.11 Determination of the filter output impedance $Z_{o}(s)$.


$$
\begin{equation*}
\hat{v}_{t s s}(s)=-\frac{V_{s} \hat{d}(s)}{D} \tag{10.22}
\end{equation*}
$$

Insertion of $\mathrm{Eqs},(10.21)$ and (10.22) into Eq ( 10.20 ) leads to the following result:

$$
\begin{equation*}
Z_{k}(s)=\frac{\left(-\frac{V_{s} \hat{d}(s)}{D}\right)}{\{I \hat{d}(s)\}}=-\frac{R}{D^{2}} \tag{10.23}
\end{equation*}
$$

The steady-state relationship $I=D V / R$ has been used to simplify the above result. This equation coincides with the expression listed in Table 10.1. The Bode diagram of $\left\|Z_{N}(j \omega)\right\|$ is constructed in Fig. 10.10; this plot coincides with the de asymptote of $\| Z_{D}(10)| |+$

Next, let us construct the Bode diagram of the filter output impedance $Z_{6}(s)$. When the independent source $\hat{v}_{f}(s)$ is set to zero, the input filter network reduces to the circuit of Fig. I0.11. It can be seen that $Z_{f}(s)$ is given by the parallel combination of the inductor $L_{f}$ and the capacitor $C_{f}$ :

$$
\begin{equation*}
Z_{U}(s)=s L_{f} \| \frac{1}{s C_{f}} \tag{10.24}
\end{equation*}
$$

Construction of the Bote diagram of this parallel resonant circuit is discussed in Section 8.3.4. As illustrated in Fig. 10.12, the magnitude $\left\|Z_{6}(j \omega)\right\|$ is dominated by the inductor impedance at low frequency, and by the capacitor impedance at high frequency. The inductor and capacitor asymptotes intersect at the filter resonant frequency:

Fig. 10.12 Magnitude plot of the output impedance of the input filter of Fig. 10.11. Since the filter is not damped, the $Q$-factor is very large.



Fig. 10.13 Impedance design critcria $\left\|Z_{M}(j \omega)\right\|$ and $\left\|Z_{D}(j \omega)\right\|$ from Fig. 10.10, with the filter output impedance $\left\|Z_{i}(j \omega)\right\|$ of Fig. 10.12 superimposed. The design criteria of Eq- (10.13) are not satisfied at the input filter tesonance.

$$
\begin{equation*}
f_{f}=\frac{1}{2 \pi_{\sqrt{2}}^{L_{f} C_{f}}} \tag{10.25}
\end{equation*}
$$

For the given values, the input filter resonant frequency is $f_{f}=400 \mathrm{~Hz}$. This filter has characteristic impedance

$$
\begin{equation*}
R_{0 f}=\sqrt{\frac{L_{i}}{C_{t}}} \tag{10.26}
\end{equation*}
$$

equal to $0.84 \Omega$. Since the input filter is undamped, its $Q$-factor is ideally infinite. In practice, parasitic elements such as inductor loss and capacitor equivalent series resistance limit the value of $Q_{f}$. Nonetheless, the impedance $\left\|Z_{0}(j \omega)\right\|$ is very large in the vicinity of the filter resonant frequency $f_{f}$

The Bode plot of the fiter output impedance $\| Z_{N}\left(j(0) \|\right.$ is overlaid on the $\left\|Z_{N}(j \omega)\right\|$ and $\left\|Z_{D}(j \omega)\right\|$ plots in Fig. 10.13, for the clement values listed in Fig. 10.8(a). We can now determine whether the impedance inequalities (10.13) are satisfied. Note the design-oriented nature of Fig. 10.13: since analytical expressions are given for each impedance asymptote, the designer can easily adjust the component values to satisfy Eq. (10.13). For example, the values of $L_{y}$ and $C_{y}$ should be chosen to ensure that the asymptotes of $\left\|Z_{o}(j \omega)\right\|$ lie below the worst-case value of $R / D^{2}$, as well as the other asymptotes of $\left\|Z_{D}(j \omega)\right\|$.

It should also be apparent that it is a bad idca to choose the input and output filter resonant frequencies $f_{0}$ and $f_{f}$ to be equal, because it would then be more difficult to satisfy the inequalities of Eq. (10.13). Instead, the resonant frequencies $f_{0}$ and $f_{f}$ should be well separated in valne.

Since the input filter is undamped, it is impossible to satisfy the impedance inequalities (10.13) in the vicinity of the input filter resonant frequency $f_{f}$. Regardless of the choice of element values, the input filter changes the control-to-output transfer function $G_{v d}(s)$ in the vicinity of frequency $f_{f}$. Figures 10.14 and 10.15 ilfustrate the resulting correction factor [Eq. ( 10.12 )] and the modified control-to-output transfer function [Eq. (10.4)], respectively. At frequencies well below the input filter resonant frequency, impedance inequalities $(10.13)$ are well satisfied. The correction factor tends to the value $1 \angle 0^{\circ}$, and the


Fig. 10.14 Magnitude of the correction factor, Eq. (10.12), for the buck converter example of Fig. 10.8.


Fig. 10.15 Effect of the undamped input filter on the control-to-output transfer function of the buck converter example. Dashed lines; without input filter. Solid lines: with undamped input filter.
control-to-output transfer function $G_{v d}(s)$ is essentiaily unchanged. In the vicinity of the resonant frequency $f_{f}$, the correction factor contains a pair of complex poles, and also a pair of right half-plane complex zeroes. These cause a "glitch" in the magnitude plot of the correction factor, and they contribute $360^{\circ}$ of lag to the plase of the conrection factor. The glitch and its phase lag can be seen in the Bode plot of $G_{v d}(s)$. At high frequency, the correction factor tends to a value of approximately $1 \angle-360^{\circ}$; consequently, the high-frequency magnitude of $G_{w i t}$ is unchanged. However, when the $-360^{\circ}$ contributed by the correction factor is added to the $-180^{\circ}$ contributed at high frequency by the two poles of the original $G_{v d}(s)$, a high-frequency phase asymptote of $-540^{\circ}$ is obtained. If the crossover frequency of the converter feedback loop is placed near to or greater than the input filter resonant frequency $f_{f}$, then a negative
phase margin is inevitable. This explains why addition of an input filter often leads to instabidities and oscillations in switching regulators.

### 10.3.2 Damping the Input Filter

Let's damp the resonance of the input filter, so that impedance inequalities (10.13) are satisfed at all frequencies.

One approach to damping the filter is to add resistor $R_{f}$ in parallel with capacitor $C_{f}$ as illustrated in Fig. 10.16(a). The output impedance of this network is identical to the parallel resonant impedance analyzed in Section 8.3.4. The maximum value of the output impedance occurs at the resonant frequency $f_{f}$, and is equal in value to the resistance $R_{f}$. Hence, to satisfy impedance incqualities ( 10.13 ), we should choose $R_{f}$ to be much less than the $\left\|Z_{i \psi}(j \omega)\right\|$ and $\left\|Z_{b}(j \omega)\right\|$ asymptotes. The condition $R_{f} \leqslant\left\|Z_{k}(j \omega)\right\|$ can be expressed as:

$$
\begin{equation*}
R_{f} \leqslant \frac{R}{D^{2}} \tag{10.27}
\end{equation*}
$$

Unfortunately, this raises a new problem: the power dissipation in $R_{r}$. The de input voltage $V g$ is applied across resistor $R_{f}$, and therefore $R_{f}$ dissipates power equal to $V_{g}^{2} / R_{f}$. Equation ( 10.27 ) implies that this power loss is greater than the load power! Therefore, the circuit of Fig. $10.16(a)$ is not a practical solution.

One solution to the power loss problem is to place $R_{f}$ in parallcl with $L_{f}$ as illustrated in Fig. 10.16(b). The value of $R_{j}$ in Fig. 10.16(b) is also chosen according to Eq, (10.27). Since the de voltage actoss inductor $L_{f}$ is zero, there is now no de power loss in resistor $R_{f}$. The problem with this circuit is that its transler function contains a high-frequency zero. Addition of $R_{f}$ degrades the slope of the highfrequency asymptote, from $-40 \mathrm{~dB} /$ decade to $-20 \mathrm{~dB} /$ decade. The circuit of Fig. 10.16 (b) is effectively a single-pole $R-C$ low-pass filter, with no attenuation provided by inductor $L_{f}$.

One practical solution is illustrated in Fig. 10.17 [10]. De blocking capacitor $C_{b}$ is added in series with resistor $R_{f}$. Since no de curtent can flow through resistor $R_{f}$, its de power loss is eliminated. The value of $C_{b}$ is chosen to be very large such that, at the filter resonant frequency $f_{f}$, the impedance of the $R_{f}$ - $C_{b}$ branch is dominated by resistor $R_{f}$. When $C_{b}$ is sutficiently large, then the output impedance of this network reduces to the output impedances of the filters of Fig. 10.16. The impedance asymptotes for the case of large $C_{b}$ are illustrated in Fig. 10.17(b).
(a)

(b)


Fig. 10.16 Two attempts to damp the input filter: (a) addition of damping resistance $R_{f}$ across $C_{f}$, (b) addition of (tamping resistance $R_{j}$ in parallel with $L_{f}$,
(a)

(b)


Fig. 10.17 A practical method to damping the input lilter, including damping resistance $R_{f}$ and de blocking capacitor $C_{p}$ : (a) circuit, (b) output impedance asymptotes.


Fig. 10.18 Impedance design criteria $\| Z_{N}(\mathcal{j} \omega) \mid$ and $\left\|Z_{n}(j \omega)\right\|$ from Fig. 10.10, with the filter output impedance $\| Z_{i}(j(1) \|$ of Fig. 10.17(b) superimposed. The design criteria of Eq. (10.13) are well satisfied.

The low frequency asymptotes of $\left\|Z_{\mathrm{p}}(j \omega)\right\|$ and $\left\|Z_{D}(j \omega)\right\|$ in Fig. 10.10 are equal to $R / D^{2}=12 \Omega$. The choice $R_{f}=1 \Omega$ therefore satisfies impedance inequalities ( 10.13 ) very well. The choice $C_{b}=4700 \mu \mathrm{~F}$ leads to $\mathrm{I} / 2 \pi f_{f} C_{b}=0.084 \Omega$, which is much smaller than $R_{f}$. The resulting magnitude $\left\|Z_{t}(j \omega)\right\|$ is compared with $\left\|Z_{N}(j \omega)\right\|$ and $\left\|Z_{D}(j \omega)\right\|$ in Fig. 10.18 . It can be seen that the chosen values of $R_{f}$ and $C_{b}$ lead to adequate damping, and impedance inequalities ( 10.13 ) are now well satisfied.

Figure 10.19 illustrates how addition of the damped input filter modifies the magnitude and phasc of the control-to-output transfer function. There is now very litlie change in $G_{\text {va }}(s)$, and we would expect that the performance of the converter feedback loop is unaffected by the input filter.

### 10.4 DESIGN OF A DAMPED INPUT FILTER

As illustrated by the example of the previous section, design of an input filter requires not only that the filter impedance asymptotes satisfy impedance inequalities, but also that the fitter be adequately damped. Damping of the input filter is also necessary to prevent transients and disturbances in $v_{g}(t)$ from exciting filter resonances. Other design constraints include attaining the desired filter attenuation, and minimizing

Fig. 10.19 Effect of the damped input filter on the conitrol-to-output transfer function of the buck converter example. Dashed lines: without imput filter. Solid dites: with damped inpur filter.

the size of the reactive elements. Although a large number of classical filter design techniques are well known, these techniques do not address the problems of limiting the maximum output impedance and damping filter resonances.

The value of the blocking capacitor $C_{b}$ used to damp the input filter in Section 10.3 .2 is ten times larger than the value of $C_{f}$, and hence its size and cost are of practical concern. Optimization of an input filter design therefore includes minimization of the size of the elements used in the damping networks.

Several practical approaches to damping the single-section $L-C$ low-pass filter are illustrated in Fig. 10.20 [10,11,17]. Figure $10.20(a)$ contains the $R_{f}-C_{b}$ damping branch considered in the previous section. In Fig. $10.20(b)$, the damping resistor $R_{f}$ is placed in paraltel with the filter inductor $L_{f}$, and a high-frequency blocking inductor $L_{b}$ is placed in series with $R_{f}$. Inductor $L_{b}$ causes the filter transfer function to roll off with a high-frequency slope of - $40 \mathrm{~dB} /$ decade. In Fig. 10.20(c), the damping resistor $R_{f}$ is placed in series with the filter inductor $L_{f}$, and the de curient is bypassed by inductor $L_{b}$. In each case, it is desired to obtain a given anount of damping [i.e., to cause the peak value of the filter output impedance to be no greater than a given value that satisfjes the impedance inequalities (10.13)], while minimizing the value of $C_{b}$ or $L_{b}$. This problern can be fommulated in an alternate but equivalent form: for a given choice of $C_{b}$ or $L_{b}$, find the value of $R_{f}$ that minimices the peak outpot impedance [10]. The solutions to this optimization problem, for the three filter networks of Fig. 21, are summarized in this section. In each case, the quantities $R_{0 f}$ and $f_{f}$ are defined by Eqs. (10.25) and (10.26).

Consider the filter of Fig. $10.20(b)$, with fixed values of $L_{f}, C_{f}$, and $L_{b}$. Figure 10.21 contains Bode plots of the filter output impedance $\left\|Z_{o}(j \omega)\right\|$ for several values of damping resistance $R_{f}$, For the limiting case $R_{f}=\infty$, the circuit reduces to the original undamped filter with infinite $Q_{f}$. In the limiting case $R_{f}=0$, the filter is also undamped, but the resonant frequency is increased because $L_{b}$ becomes connected in parallel with $L_{f}$. Between these two extremes, there must exist an optimum value of $R_{f}$ that causes the peak filter output impedance to be minimized. It can be shown [10,17] that all magnitude plots must pass through a common point, and therefore the optimum attains its peak at this point. This fact has been used to derive the design equations of optimally-damped $L-C$ filter sections.
(a)

(b)


Fig. 10.20 Several practical approaches to damping the single-section input filter: (a) $R_{f}-C_{b}$ parallel damping, (b) $R_{f}-L_{b}$ parallel damping, (c) $R_{f}-L_{j}$, series damping


Fig. 10.21 Comparison of output impedance curves for optimal parallel $R_{f}-L_{b}$ damping with undarnped and several suboptimal designs. For this example, $n=L_{-b} / L=0.516$

### 10.4.1 $R_{f} C_{b}$ Parallel Damping

Optimization of the filter network of Fig. 10.20 (a) and Section 10.3 .2 was described in [10]. The highfrequency attenuation of this filter is nor affected by the choice of $C_{b}$, and the high-frequency asymptote is identical to that of the original undamped filter. The sole tradeoff in design of the damping elements for this filter is in the size of the blocking capacitor $C_{b}$ vs. the damping achieved.

For this filter, let us define the quantity $n$ as the ratio of the blocking capacitance $C_{b}$ to the filter capacitance $C_{f}$ :

$$
\begin{equation*}
n=\frac{C_{b}}{C_{f}} \tag{10.28}
\end{equation*}
$$

For the optimum design, the peak filter output impedance occurs at the frequency

$$
\begin{equation*}
f_{m}=f_{f} \sqrt{\frac{2}{2+n}} \tag{10.29}
\end{equation*}
$$

The value of the peak output impedance for the optimum design is

$$
\begin{equation*}
\left\|Z_{\theta}\right\|_{\mathrm{mmm}}=R_{0 r} \frac{\sqrt{2(2+n)}}{n} \tag{10.30}
\end{equation*}
$$

The value of damping resistance that leads to optimum damping is described by

$$
\begin{equation*}
Q_{0 n \mu}=\frac{R_{f}}{R_{0 f}}=\sqrt{\frac{(2+n)(4+3 n)}{2 n^{2}(4+n)}} \tag{10.31}
\end{equation*}
$$

The above equations allow choice of the damping values $R_{f}$ and $C_{b}$.
For example, let's redesign the damping network of Section 10.3 .2 , to achieve the same peak output impedance $\left\|Z_{\phi}(j \omega)\right\|_{\text {nm }}=1 \Omega$, while minimizing the value of the blocking capacitance $C_{b}$. From Section 10.3 .2 , the other parameter values are $R_{0 f}=0.84 \Omega, C_{f}=470 \mu \mathrm{~F}$, and $L_{f}=330 \mu \mathrm{H}$. First, we solve Eq. (10.30) to find the required value of $n$ :

$$
\begin{equation*}
n=\frac{R_{0 j}^{2}}{\left\|Z_{0}\right\|_{m m}^{2}}\left(1+\sqrt{1+4 \frac{\left\|Z_{0}\right\|_{m m}^{2}}{R_{0 f}^{2}}}\right) \tag{10.32}
\end{equation*}
$$

Evaluation of this expression with the given numerical values leads to $n=2.5$. The blocking capacitor is therefore required to have a value of $n C_{f}=1200 \mu \mathrm{~F}$. This is one-quarter of the value employed in Section 10.3.2. The value of $R_{f}$ is then found by evaluation of Eq. (10.31), leading to

$$
\begin{equation*}
R_{f}=R_{0 f} \sqrt{\frac{(2+n)(4+3 n)}{2 n^{2}(4+n)}}=0.67 \Omega \tag{10.33}
\end{equation*}
$$

The output impedance of this filter design is compared with the output impedances of the original undamped filter of Section 10.3.1, and of the suboptimal design of Section 10.3.2. in Fig. 10.22. It can be


Fig. 10.22 Comparison of the outpur impedances of the design with oplimal parallel $R_{f}-C_{b}$ damping, the suboptimal design of Section 10.3.2, and the original undamped filter.
seen that the optimally damped filter does indeed achieve the desired peak otiput impedance of $1 \Omega$, at the slightly lower peak frequency given by Eq. (10.29)

The $R_{f}-C_{b}$ parallel damping approach finds significant application in dc-dc converters. Since a series resistor is placed in series with $C_{b}, C_{b}$ can be realized using capacitor types having substantial equivalent series resistance, such as electrolytic and tantalum types. However, in some applications, the $R_{f} L_{b}$ approaches of the next subsections can lead to smaller designs. Also, the large blocking capacitor value may be undesirable in applications having an ac input.

### 10.4.2 $R_{f}-L_{b}$ Parallel Damping

Figure 10.20 (b) ilfustrates the placement of daniping resistor $R_{f}$ in parallel with inductor $L_{f}$. Inductor $L_{b}$ causes the filter to exhibit a two-pole attenuation characteristic at high frequency. To allow $R_{f}$ to danp the filter, inductor $L_{6}$ should have an impedance magnitude that is sufficiently smaller than $R_{f}$ at the filter resonant frequency $f_{f}$. Optimization of this damping network is described in [17].

With this approach, inductor $L_{b}$ can be physically much smaller than $L_{f}$. Since $R_{f}$ is typically much greater than the de resistance of $L_{f}$, essentially none of the de current flows through $L_{b}$. Furthermore, $R_{f}$ could be realized as the equivalent series resistance of $L_{b}$ at the filter resonanl frequency $f_{f}$. Hence, this is a very simple, low-cost approach to danning the inpur filter.

The disadvantage of this approach is the fact that the high-frequency attenuation of the filter is degraded: the high-frequency asymptote of the filter transfer function is increased from $1 / \omega^{2} L_{f} C_{y}$ to $1 / w^{2}\left(L_{f} \mid L_{b}\right) C_{f}$. Furthermore, since the need for damping limits the maximum value of $L_{b}$, significant loss of high-frequency attenuation is unavoidable. To compensate, the value of $L_{f}$ must be increased. Therefore, a tradeoff occurs between damping and degradation of high-frequency attenuation, as illustrated in Fig. 10.23. For example, limiting the degradation of high-frequency attenuation to 6 dB leads to an optimum peak filter output impedance $\left\|Z_{o}\right\|_{\text {num }}$ of $\sqrt{6}$ times the original characteristic impedance $R_{0 f}$. Additional damping leads to further degradation of the high-frequency attenuation.

The optimally damped design (i.e., the choice of $R_{f}$ that minimizes the peak output impedance

Fig. 10.23 Performance attained via optimal design procedure, parallel $R_{f}-L_{b}$ circuit of 10.20 (b). Optinum peak filter vutput impedance $\left\|Z_{\phi}\right\|_{\text {mon }}$ and increase of filter high-frequency gain, vs. $n=L_{B} / L$.

$\| Z_{o} \mid$ for a given choice of $\left.L_{b}\right)$ is described by the following equations:

$$
\begin{equation*}
Q_{o \mathrm{pr}}=\frac{R_{f}}{R_{0, f}}=\sqrt{\frac{m(3+4 n)(1+2 n)}{2(1+4 n)}} \tag{10,34}
\end{equation*}
$$

where

$$
\begin{equation*}
\mu=\frac{L_{t}}{I_{f}} \tag{10.35}
\end{equation*}
$$

The peak filter output impedance occurs at fiequency

$$
\begin{equation*}
f_{n}=f_{i} \sqrt{\frac{1+2}{2 n}} \tag{10,36}
\end{equation*}
$$

and has the value

$$
\begin{equation*}
\|\left. Z_{s}\right|_{w n}=R_{0 f} \sqrt{2 n(1+2 n)} \tag{10.37}
\end{equation*}
$$

The attenuation of the filter high-frequency asymptote is degraded by the factor

$$
\begin{equation*}
\frac{L_{f}}{L_{f} \| L_{h}}=1+\frac{1}{n} \tag{10.38}
\end{equation*}
$$

So, given an undamped $L_{f}-C_{j}$ filter having corner frequency $f_{f}$, and characteristic impedance $R_{0 f}$, and given a requirement for the maximum allowable output impedance $\left\|Z_{0}\right\|_{\text {mm }}$, one can solve Eq. (10.37) for the required value of $n$. One can then determine the required numerical values of $L_{b}$ and $R_{f}$.

## $10.4 .3 \quad R_{f}-L_{f}$ Series Damping

Figure $10.20(\mathrm{c})$ illustrates the placement of damping resistor $R_{f}$ in series with inductor $L_{f}$. Inductor $L_{b}$ provides a dc bypass to avoid significant power dissipation in $R_{f}$. To allow $R_{f}$ to damp the filter, inductor $L_{b}$ should have an impedance magnitude that is sufficiently greater than $R_{f}$ at the filter resonant frequency.

Although this circuit is theoretically equivalent to the parallel damping $R_{f}-L_{b}$ case of Section 10.4.2, several differences are observed in practical designs. Both inductors must carry the full do current, and hence both have significant size. The filter high-frequency attenuation is not affected by the choice of $L_{j,}$ and the high-frequency asymptote is identical to that of the original undamped fitter. The tradeoff in design of this filter does not involve high-frequency attenuation; rather, the issue is damping vs. bypass inductor size.

Design equations similar to those of the previous sections can be derived for this case. The optimum peak ilter output impedance occurs at frequency

$$
\begin{equation*}
f_{n}=f_{f} \sqrt{\frac{2+n}{2(1+n)}} \tag{10,39}
\end{equation*}
$$

and has the value

$$
\begin{equation*}
\left\|Z_{o}\right\|_{n m}=R_{\mathrm{U} \|} \frac{\sqrt{2(1+n) \cdot\{2+n)}}{H} \tag{10.40}
\end{equation*}
$$

The value of damping resistance that leads to oplimum damping is described by

$$
\begin{equation*}
Q_{\text {orr }}=\frac{R_{0 r}}{R_{f}}=\left(\frac{1+n}{n}\right) \sqrt{\frac{2(1+n)(4+n)}{(2+n)(4+3 n)}} \tag{10.41}
\end{equation*}
$$

For this case, the peak output impedance cannot be reduced below $\sqrt{2} R_{0}$ via damping. Nonetheless, it is possible to further reduce the filter output impedance by redesign of $L_{f}$ and $C_{f}$, to reduce the value of $R_{0 f}$.

### 10.4.4 Cascadjing Filter Sections

A cascade connection of multiple $L-C$ filter sections can achieve a given high-frequency attenuation with less volume and weight than a single-section $L-C$ filter. The increased cutoff frequency of the multiplesection filter allows use of smaller inductance and capacitance values. Damping of each $L-C$ section is usually required, which implies that damping of each section should be optimized. Unforlunately, the results of the previous sections are restricted to single-section filters. Interactions between cascaded $L$ - $C$ sections can lead to additional resonances and increased filter output impedance.

It is nonetheless possible to desigo cascaded filter sections such that interaction between $L-C$ sections is negligible. In the approach described below, the filter output impedance is approximately equal to the output impedance of the last section, and resonances caused by interactions between stages are avoided. Although the resulting filter may not be "optimal" in any sense, insight can be gained that allows intelligent design of multiple-section filters with economical daniping of each section.


Fig. 10.24 Addition of a filter section an the input of an existing filter.
Consider the addition of a filter section to the input of an existing filter, as in Fig. 10.24. Let us assume that the existing iflter has been correctly designed to meet the output impedance design criteria of Eq. (10.13): under the conditions $Z_{d}(s)=0$ and $\hat{v}_{g}(s)=0,\left\|Z_{s}\right\|$ is sufficiently small. It is desired to add a damped filter section that does not significantly increase $\left\|Z_{a}\right\|$.

Middlebrook's extra element theorem of Appendix C can again be invoked, to express how addition of the filter section modifies $Z_{d}(s)$ :

$$
\begin{equation*}
\operatorname{modified} Z_{w}(s)=\left|Z_{d}(s)\right|_{Z_{d}(s)=0} \frac{\left(1+\frac{Z_{d}(s)}{Z_{s i}(s)}\right)}{\left(1+\frac{Z_{w}(s)}{Z_{m l}(s)}\right)} \tag{10.42}
\end{equation*}
$$

where
is the impedance at the imput port of the existing filter, with its output port short-circuited. Note that, in this particular casc, nuling $\hat{v}_{\text {ress }}(s)$ is the same as shorting the filter outpul porl because the short-circuit current flows through the $\hat{i}_{\text {test }}$ source. The quantity

$$
\begin{equation*}
Z_{D i}(s)=\left.Z_{i j}(s)\right|_{t_{\text {teis }}(s)=0} \tag{10.44}
\end{equation*}
$$

is the impedance at the input port of the existing filter, with its oupul port open-circuited. Hence, the additional filter section does not significantly alter $Z_{\theta}$ provided that

$$
\begin{align*}
& \left|Z_{a}\right| *\left|Z_{s i}\right| \text { and }  \tag{10.45}\\
& \left|Z_{a} \| \leqslant\left|Z_{D 1}\right|\right.
\end{align*}
$$

Bode plots of the quantitics $Z_{N 1}$ and $Z_{D 1}$ can be constructed either analylically or by computer simulation, to obtain limits of $Z_{u}$. When $\left\|Z_{u}\right\|$ satisfies Eq. (10.45), then the "correction factor" $\left(1+Z_{d} / Z_{N}\right) /\left(1+Z_{d} / Z_{D)}\right)$ is approximarely equal to 1 , and the modified $Z_{\phi}$ is approximately equal to the original $Z_{0}$.

To satisfy the design criteria ( 10.45 ), it is advantageons to select the resonant frequencies of $Z_{a}$ to differ from the resonant frequencies of $Z_{D}$. In other words, we should stagger-tune the filter sections. This minimizes the interactions between filter sections, and can aliow use of smaller reactive element values.


Fig. 10.25 Woosection input filter example, employing $R_{f} L_{b}$ parallel damping in each section.

### 10.4.5 Example: Two Stage Input Filter

As an example, let us consider the design of a two-stage filter using $R_{f}-L_{b}$ paratlel damping in each section as illustrated in Fig. 10.25 [17]. It is desined to achieve the same attenuation as the single-section filters designed in Sections 10.3 .2 and $10.4,1$, and to filter the input current of the same buck converter example of Fig. 10.8 . These filters exhibit an attenuation of 80 dB at 250 kHz , and satisfy the design inequalities of Eq. (10.13) with the \| $Z_{N} \|$ and $\left\|Z_{D}\right\|$ impedances of Fig. 10.10. Hence, Jet's design the filter of Fig. 10.25 to attain 80 dB of attentation at 250 kHz .

As described in the previous section and below, it is advantageous to stagger-tune the filter sections so that interaction between filter sections is reduced. We will find that the cutolf frequency of filter section 1 should be chosen to be smaller than the cutoff frequency of section 2 . In consequence, the attenuation of section 1 will be greater than that of section 2 . Let us (somewhat arbitrarily) design to obtain 45 dB of attenuation from section 1 , and 35 dB of attenuation from section 2 (so that the total is the specified 80 dB ). Let us also select $n_{1}=n_{2}=n=L_{h} / L_{j}=0.5$ for each section; as illustrated in Fig. 10.23, this choice leads to a good compromise between damping of the filter resonance and degradation of high frequency filter attenuation. Equation (10.38) and Fig. 10.23 predict that the $R_{f} L_{b}$ damping network will degrade the high frequency attenuntion by a factor of $(1+1 / h)=3$, or 9.5 dB . Hence, the section I undamped resonant frequency $f_{f 5}$ should be chosen to yield $45 \mathrm{~dB}+9.5 \mathrm{~dB}=54.5 \mathrm{~dB} \Rightarrow 533$ of attenuation at 250 kHz . Since section 1 exhibits a two-pole ( $-40 \mathrm{~dB} / \mathrm{decade}$ ) roll-off at high frequencies, $f_{n}$ should be chosen as follows:

$$
\begin{equation*}
f_{f 1}=\frac{(250 \mathrm{kH}(z)}{\sqrt{533}}=10.8 \mathrm{kHz} \tag{10.46}
\end{equation*}
$$

Note that this frequency is well above the 1.6 kHz resonant frequency $f_{6}$ of the buck converter output filter. Conscquently, the output impedance \| $Z_{0} \|$ can be as large as $3 \Omega$, and still be well below the $\left\|Z_{N}(j \omega)\right\|$ and $\left\|Z_{D}(j 0)\right\|$ plots of Fig. 10.10.

Solution of Eq, (10.37) for the required section I characteristic impedance that leads to a peak output imperlance of $3 \Omega$ with $n=0.5$ leads to

$$
\begin{equation*}
R_{0 f 1}=\frac{\|\left. Z_{n}\right|_{n m}}{\sqrt{2 n(1+2 n)}}=\frac{3 \Omega}{\sqrt{2(0.5)(1+2(0.5))}}=2.12 \Omega \tag{10.47}
\end{equation*}
$$

The filter inductance and capacitance values are thetefore

$$
\begin{align*}
& L_{\mathrm{L}}=\frac{R_{0, \mathrm{l}}}{2 \pi f_{f 1}}=31.2 \mu \mathrm{H}  \tag{10.48}\\
& C_{1}=\frac{1}{2 \pi f_{r 1} R_{0 / \mathrm{l}}}=6.9 \mu \mathrm{~F}
\end{align*}
$$

The section 1 damping network inductance is

$$
\begin{equation*}
n_{1} L_{1}=15.6 \mu \mathrm{H} \tag{10.49}
\end{equation*}
$$

The section 1 damping resistance is found from Eq. (10.34):

$$
\begin{equation*}
R_{1}=Q_{o n f} R_{0 f 1}=R_{0 f 1} \sqrt{\frac{n(3+4 n)[(1+2 n)}{2(1+4 n)}}=1.9 \Omega \tag{10.50}
\end{equation*}
$$

The peak output impedance will occur at the frequency given by Eq. $(10.36), 15.3 \mathrm{kHz}$. The quantities $\left\|Z_{N 1}(j \omega)\right\|$ and $\left\|Z_{01}(j \omega)\right\|$ for filter section I can now be constructed analytically or plotted by computer simulation. \|| $Z_{N 1}(j \omega) \|$ is the section $I$ input impedance $Z_{i 1}$ with the output of section 1 shorted, and is given by the parallel combination of the $s L_{1}$ and the $\left(R_{1}+s n_{1} L_{1}\right)$ branches. $\left\|Z_{D 1}(j \omega)\right\|$ is the section 1 input impedance $Z_{i 1}$ with the output of section 1 open-circuited, and is given by the series combination of $Z_{N 1}(s)$ with the capacitor impedance $1 / s C_{1}$. Figure 10.26 contains plots of $\| Z_{N 1}(j \omega)$ || and $\left\|Z_{D 1}(j \omega)\right\|$ for filter section 1, generated using Spice.

One way to approach design of filter section 2 is as follows. To avoid significantly modifying the overall filter output impedance $Z_{o}$, the section 2 output impedance $\| Z_{R}(j(0) \|$ must be sufficiently less than $\left\|Z_{N 1}(j \omega)\right\|$ and $\left\|Z_{D 1}(j \omega)\right\|$. It can be seen from Fig. 10.26 that, with respect to $\left\|Z_{D 1}(j \omega)\right\|$, this is most difficult to accomplish when the peak frequencies of sections 1 and 2 coincide. It is most difficult to satisfy the $\left\|Z_{N 1}(j)\right\|$ design criterion when the peak frequency of sections 2 is lower than the peak frequency of section 1 . Therefore, the best choice is to stagger-tune the filuer sections, with the resonant frequency of section I being lower than the peak frequency of section 2 . This implics that section I will produce more high-frequency attenuation than section 2. For this teason, we have chosen to achieve 45 dB of attenuation with section 1 , and 35 dB of attenuation from section 2 .

The section 2 undamped resonant frequency $f_{f 2}$ should be chosen in the same manner used in Eq. (10.46) for section 1 . We have chosen to select $n_{2}=n=L_{b} / L_{f}=0.5$ for section 2 ; this again means that the $R_{f} L_{b}$ damping network will degrade the high frequency attenuation by a factor of $(1+1 / n)=3$, or 9.5 dB . Hence, the section 2 undamped resonant frequency $f_{f 2}$ should be chosen to yield $35 \mathrm{~dB}+9.5$ $\mathrm{dB}=44.5 \mathrm{~dB} \Rightarrow 169$ of attenuation at $250 \mathrm{kH} /$. Since section 2 exhibits a two-pole ( $-40 \mathrm{~dB} /$ decade ) roll-off at high frequencies, $f_{i 2}$ should be chosen as follows:

$$
\begin{equation*}
f_{f 2}=\frac{(250 \mathrm{kHz})}{\sqrt{169}}=19.25 \mathrm{kHz} \tag{10.51}
\end{equation*}
$$

The output impedance of section 2 will peak at the frequency 27.2 kHz , as given by Eq. (10.36). Hence, the peak frequencies of sections 1 and 2 differ by abmost a factor of 2 .


Fig. 10.26 Bode plot of $Z_{N L}$ and $Z_{D 1}$ for filter section I. Also shown is the Bode plot for the output impedance $Z_{u}$ of filter section 2 .

Figure 10.26 shows that, at $27.2 \mathrm{kHz},\left\|Z_{D 1}(j \omega)\right\|$ has a magnitude of roughly $3 \mathrm{~dB} \Omega$, and that $\left\|Z_{N}(j \omega)\right\|$ is approximately $7 \mathrm{~dB} \Omega$. Hence, let us design section 2 to have a peak output impedance of $0 \mathrm{~dB} \mathrm{\Omega} \Rightarrow 1 \Omega$. Solution of $\mathrm{Eq} .(10.37$ ) for the required section 2 characteristic impedance leads to

$$
\begin{equation*}
R_{0 / 2}=\frac{\mid Z_{a} \|_{2 n m}}{\sqrt{2 n(1+2 n)}}=\frac{1 \Omega}{\sqrt{2(0.5)(1+2(0.5))}}=0.71 \Omega \tag{10.52}
\end{equation*}
$$

The section 2 element values are therefore

$$
\begin{align*}
& L_{2}=\frac{R_{0 / 2}}{2 \pi f_{n 2}}=5.8 \mu \mathrm{H} \\
& C_{2}=\frac{1}{2 \pi f_{n 2}} \overline{R_{0 / 2}}=11.7 \mu \mathrm{~F}  \tag{10.53}\\
& n_{2} L_{2}=2.9 \mu \mathrm{H} \\
& R_{2}=Q_{0 p \mu} R_{0,2}=R_{0,2} \sqrt{\frac{\pi(3+4 n)[1+2 n]}{2(1+4 n)}}=0.65 \Omega
\end{align*}
$$

A Biode plot of the resulting $Z_{a}$ is overlaid on Fig. 10.26. It can be seen that $\left\|Z_{d}(j \omega)\right\|$ is less than, but very close to, $\left\|Z_{D 1}(i \omega)\right\|$ between the peak frequencies of 15 kHz and 27 kHz . The impedance inequalities ( 10.45 ) are satisfied somewhat better below 15 kHz , and are satisfied very well al high frequency.

The resulting filter outpur impedance $\left\|Z_{0}(j \omega)\right\|$ is plotted in Fig. 10.27, for section 1 alone and for the complete cascaded two-section filter. It can be seen that the peak output impedance is approxi-


Fig. 10.27 Comparison of the impedance design criteria $\left\|Z_{\omega}(j \omega)\right\|$ and $\left\|Z_{D}(j \omega)\right\|$, Eq. (10.[3), with the filter output impedance $\left\|Z_{p}(j \omega)\right\|$. Solid line: $\| Z_{0}\left(j(0) \|\right.$ of cascaded design. Dashed line: $\left\|Z_{0}(j \omega)\right\|$ of scction 1 alone.
mately $10 \mathrm{~dB} \Omega$, or roughly $3 \Omega$. The impedance design criteria (10.13) are also shown, and it can be seen that the filter meets these design criteria. Note the absence of resonances in || $Z_{o}(j \omega)$ i|.

The effect of stage 2 on $\left\|Z_{d}(j 0)\right\|$ is very small above 40 kHz [where inequalities (10.45) are very well satisfied], and has moderate-to-small effect at lower frequencics. It is interesting that, above approximately 12 kHz , the addition of slage 2 actually decreases $\left\|Z_{0}(j \omega)\right\|$. The reason for this can be seen from Fig. C. 8 of Appendix C: when the phase difference between $\angle Z_{d}(j \omega)$ and $\angle Z_{p 1}(j \omega)$ is not too large $\left(\leq 90^{\circ}\right)$, then the $1 /\left(1+Z_{n} / Z_{D}\right)$ term decreases the magnitude of the resuiting $\left\|Z_{o}(j \omega)\right\|$. As can be seen from the phase plot of Fig. 10.26, this is indeed what happens, So allowing $\| Z_{d}(j \omega)| |$ to be similar in magnitude to || $Z_{D 1}(j \omega) \|$ above 12 kHz was an acceptable design choice.

The resulting filter transfer function is illustrated in Fig. 10.28. It can be seen that it does indeed attain the goal of 80 dB attenuation at 250 kHz .

Figure 10.29 compares the single stage design of Section 10.4 .1 to the two-stage design of this section. Both designs attain 80 dB attenuation at 250 kHz , and both designs meet the impedance design criteria of Eq. (10.13). However, the single-stage approach requires much larger filter elements.

### 10.5 SUMMARY OF KEY POINTS

1. Switching converters usually require input filters, to reduce conducted electromagnetic interference and possibly also to meet requirements concerning conducted susceptibility.
2. Addition of an input filter to a cenverter alters the control-to-vupput and other transfer functions of the converter. Design of the converter conirol syscom must account for the effects of the input filter.
3. If the input filter is not damped, then it typically introduces complex poles and RHP zeroes into the conveiter control-to-output transfer funcilion, at the resonant frequencies of the input filter. If these resonant lrequencies ate lower than the crossover frequency of the controller lowe gain, then the phase margin will become negative and the regulator will be unstable.


Fig. 10.28 Input filter transfer function, cascaded two-section design.
(a)

(b)


Fig. 10.29 Comparison of single-section (a) and two section (b) input filter designs. Both designs meet the design criteria ( 10.13 ), and both exhibit 80 dB of attenuation al. 250 kHz .
4. The input filter can be designed so that it does not significantly change the converter control-to-output and other transfer functions. Impedance inequalities (10.13) give simple design criteria that guarantee this. To meet these design criteria, the resonances of the inpur filter must be sufficiently damped.
5. Optimization of the damping networks of single-section filters can yield significant savings in filter elemeat size. Equations for optimizing three different filter sections are listed.
6. Substantial savings in filter element size can be realized via cascading filter sections. The design of noninteracting cascaded filter sections can be achieved by an approach similar to the original input filter design method. Impedance inequalities ( 10.45 ) give design criteria that guarantee that interactions are not substantial.

## References

[1] M. Nave, Power Line Fiter Design for Swithed Mode Power Supphes, New York: Van Nostrand Reinhold, 1991.
[2] Design Gude for Electronagnetic Duterference (EMI) Reduction in Power Suppies, MIL-HDBK-241B, U.S. Department of Defensc, April 11981.
[3] C. MARSHAM, The Guide to the EMC Diredive 89/336/EEC, New York: IEEE Press, 1992
[4] P. Degaluque and J. Hamelin. Elecfromagnetic Compatibitity Oxford: Oxford University Press, 1993.
[5] R. REDL, "Power Electronics and Electromagnetic Compatibility", IEEE Power Electronics Specialists Conference, 1996 Record. pp, 15-21.
[6] P. R. Wiricock, I. A. Ferreira, J. D. Van Wyk, "An Experimental Approach to Investigate the Generation and Propagation ol Conducted EMI in Converters." IEEE Power Electronios Specialists Conference, 1998 Recotd, pp. 1140-1146.
[7] L. Rossetto, S. Buso and G. Splazzi, "Condacted EMI Issues in a 600 W Singto-Phase Boost PFC Design," IEEE Trunsactions on Industry Applications, Vol. 36, No. 2, pp. 578-585, MarchiApril 2000.
[8] F. Dos Ress, 3. Sebastlan and J. Uceda, "Determination of EMI Emissions in Power Factor Preregulators by Design," IEEE Power Electronics Speciahists Conference, 1994 Record, pp. 1117-1126.
[9] R. D. Middlebrook, "Input Filter Considerations in Design and Application of Switching Regulators," IEEE Industry Applications Society Annual Meeting. 1976 Record, pp. 366-382.
[10] R. D. Midplebrook, "Design Techniques for Preventing Input Filter Oscillations in Switched-Mode Regulators," Proceedings of Powercon 5, pp. A3.1 - A3.16, May 1978.
[11] T. Plielps and W. Tate, "Optimizing Passive Input Filter Design," Proceedings of Powercon 6, pp. G1.1GI.10, May 1579.
[12] Y. Jang and R. Erickson, "Physical Origins of Input Filter Oscillations in Current Programmed Convertcrs." IEEE Thansacfions on Power Electonics, Vol 7, No. 4, pp. 725-733, October 1992.
[13] S. Ekich and W. Polivka, "Input Filter Design for Current-Programmed Regulators," IEEE Applied Power Electronics Conference, 1990 Proceedings, pp. 781-791, March 1990.
[14] N Sokal, "System Oscillations Caused by Negative Input Resistance at the Power Input Pott of a Switching Mode Regulator, Amplifier, De/Dc Converter, or Dc/Ac Inventer," IEEE Fower Electronics Specialists Conference, 1973 Record, pp, 138-140.
[15] A. Klslovski, R. Redl, and N. Sokal, Dynamic Analysis of Switching-Mode Dc/De Converters, New York: Van Nostrand Reinhold, Chapter 10, 1991.
[16] S. Kelkar and F. Lee, "A Novel Input Filter Compensation Scheme for Switching Regulators," IEEE Power Electronics Specialist. Conference, 1982 Record, pp. 260-271.
[17] R. Erickson, "Optimal Single-Resistor Damping of Input Filters," IEEE Applied Power Elecironics Conference, 1999 Proceedings, pp. 1073-1097, March 1999.

〔18〕 M. Florez-Lizarraga and A. F. Witul.ski. "Input Filter Design for Multiple-Module De Power Systems," IEEE Transactions on Power Electronics, Vol 11, No. 3, pp. 472-479. May 1996.
[19] V. Vlatković, D. Borojević and F. Lee, "Input Filter Design for Power Factor Correction Circuits," IEEE Transactions on Power Electronics, Vol 11, No.1, pp. 199-205, January 1996.
[20] F. Yuan, D. Y. Chen, Y. Wu and Y. Chen, "A Procedure for Designing EMI Filters for Ac Line Applications," IEEE Transactions on Power Electronics, Vol II, No. 1, pp. 170-181, January 1996.
[21] G. Spiazzi and J. Pomilo, "Interaction Between EMI Filter and Power Factor Preregulators with Average Curent Control: Analysis and Design Considerations," IEEE Transuctions on Industrial Electronics, Vol. 46, No. 3, pp. 577-584, June 1999.

## Problems

10.1 It is required to design an input filter for the flyback converter of Fig. 10.30. The maximum allowed amplitude of switching harmonics of $i_{i n}($ g is $10 \mu \mathrm{~A}$ rms. Calculate the required attenuation of the filter at the swicching frequency.


Fig. 10.30 Flyback converter, Problems 10.1, 10.4, 10.6, 10.8, and 10.10.
10.2 In the boost converter of Fig. 10.31, the inpul filter is designed so that the naximum amplitude of switching harmonics of $i_{i n}(t)$ is not greater than $10 \mu \mathrm{~A} \mathrm{~ms}$. Find the required attenuation of the filter at the switching frequency.
10.3 Derive the expressions for $Z_{N}$ and $Z_{D}$ in Table 10.1.


Fig. 10.31 Boost conventer, Problems 10.2, 10.5, 10.7, and 10.9.
10.4 The input filter for the flyback converter of Fig. 10.30 is designed using a single $L_{f}$ - $C_{f}$ section. The filter is damped using a resistor $R_{f}$ in series with a very large blocking capacilor $C_{b}$
(a) Sketch a small-signal model of the flyback converter. Derive expressions $f$ fr $Z_{N}(s)$ and $Z_{D}(s)$ using your model. Sketch the magnitude Bode plots of $Z_{i}$ and $Z_{j}$, and label all salient features.
(b) Design the input filter, i.e., select the values of $L_{f}, C_{f}$ and $R_{f}$ so that: (i) the filter attenuation at the switching frequency is at least 100 dB , and (ii) the magnitude of the filter output impedance $Z_{d}(s)$ satisfies the conditions $\left\|Z_{D}(j \omega)\right\|<0.3\left\|Z_{D}(j \omega)\right\|,\left\|Z_{\theta}(j \omega)\right\|<0.3\left\|Z_{N}(j \omega)\right\|$, for all frequencies.
(c) Use Spice simulations to verify that the filter designed in part (b) mects the specifications.
(d) Using Spice simulations, plot the comverter control-to-output magnitude and phase responses without the input filter, and with the filter designed in part (b). Comment on the changes introduced by the filter.
10.5 It is required to design the input filler for the boost converter of Fig. 10.31 using a single $L_{f}-C_{j}$ section The filter is damped using a resistor $R_{f}$ in series with a very large blocking capacitor $C_{b}$.
(a) Sketch the magnitude Bode plots of $Z_{N}(s)$ and $Z_{D}(s)$ for the boost converter, and label all salient features.
(b) Design the impul fiter, i.e, select the values of $L_{f}, C_{f}$, and $R_{f}$, so that: (i) the filter attenuation at the switching frequency is at least 80 dB , and (ii) the magnitude of the filter output impedance $Z_{o}(s)$ satisfies the conditions $\left\|Z_{p}(j \omega)\right\|<0.2\left\|Z_{D}(j \omega)\right\|,\left\|Z_{o}(j \omega)\right\|<0.2\left\|, Z_{p}(j \omega)\right\|$, for all frequencies.
(c) Use Spice simulations to verify that the filter designed in part (b) meets the specifications.
(d) Using Spice simulations, plot the converter control-to-output magnitude and phase responses without the iuput filter, and with the filter designed in part (b). Comment on the changes in the control-to-output responses introduced by the filter.
10.6 Repeat the filter design of Problem 10.4 using the optimum filter damping approach described in Section 10.4.1. Find the values of $L_{f}, C_{f} R_{j}$, and $C_{b}$.
10.7 Repeat the filter design of Problem 10.5 using the optimum filter damping approach of Section 10.4.1. Find the values of $L_{f}, C_{f}, R_{f}$ and $C_{b}$.
10.8 Repeal the filter design of Problem 10.4 using the optimum $R_{f}-L_{b}$ parallel damping approach described in Section 10.4.2. Find the values of $L_{f}, C_{f} R_{f}$, and $L_{b}$.
10.9 Repeat the filter design of Problem 10.5 using the optimum $R_{f}-L_{b}$ parallel damping approach described in Scction 10.4.2. Find the values of $L_{f} C_{f}, R_{f}$, and $L_{f}$.
10.10 It is required to design the input filter for the tyback converter of Fig. 10.30 using two filter sections. Each filter section is damped using a resistor in series with a blocking capacitor.
(a) Design the input filter, i.e., select values of all circuit parameters, so that (i) the filter atenuation at the switching frequency is at least 100 dB , and (ii) the magnitude of the filer output impedance $Z_{o}(s)$ satisfies the conditions $\left\|Z_{o}(j \omega)\right\|<0.3\left\|Z_{0}(j \omega)\right\|,\left\|Z_{i}(j \omega)\right\|<0.3\left\|Z_{s}(j \omega)\right\|$. .or all frequencies
(b) Use Spice simulations to verify that the filter designed in part (a) meets the specifications.
(c) Using Spice simulations, plot the converter control-to-output magnitude and phase responses without the input filter, and with the filter designed in part (b). Comment on the changes ituroduced by the filter.

## 11

# AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode 

So far, we have derived equivalent circuit models for dc-de pulse-width modulation (PWM) converters operating in the continuous conduction mode. As illustrated in Fig. 11.1, the basic de conversion property is modeled by an effective de transformer, having a turns ratio equal to the conversion ratio $M(D)$. This model predicts that the converter has a voltage-source output characteristic, such that the output voltage is essentially independent of the load current or load resistance $R$. We have also seen how to refine this model, to predict losses and efficiency, converter dynamics, and small-signal at transfer functions. We found that the transfer functions of the buck converter contain two low-frequency poles, owing to the conventer filter inductor and capacitor. The controt-to-output fransfer functions of the boost and buck-boost converters additionally contain a right halt-plane zcro. Finally, we have seen how to utilize these results in the design of converter control systems.

What are the basic de and small-signal ac equivalent circuits of converters operating in the discontinuous conduction mode (DCM)? If was found in Chapter 5 that, in DCM, the output voltage becomes load-dependent: the conversion ratio $M(D, K)$ is a function of the dimensionless parameter $K=2 L / R T_{r}$, which in turn is a function of the load resistance $R$. So the converter no longer has a voltagesource output characteristic, and hence the de transformer model is less appropriate. In this chapter, the averaged switch modeling [1-8] approach is employed, to derive equivalent circuits of the DCM switch network.

In Scction 11.1 , it is shown that the loss-free resistor model [9-11] is the averaged switch model of the DCM switch network. This equivalent circuit represents the steady-state and large-signal dynamic characteristics of the DCM switch network, in a clear and simple matmer. In the discontinuous conduction mode, the average transistor voltage and cument obey Ohm's law, and hence the transistor is modeled by an effective resistor $R_{\varepsilon}$. The average diode voltage and current obey a power source characteristic, with power equal to the power effectively dissipated in $R_{e}$. Therefore, the diode is modeled with a dependent power sonrce.


Fig. 11.1 The objective of this chapter is the derivation of latge-signal de and smali-signal ac equivalent circuit models for converters operating in the discontinuous conduction mode.

Since most converters operate in discontinuous conduction mode at some operating points, small-signal ac DCM models are needed, to prove that the control systems of such conventers are correctly designed. In Section [1.2, a smiall-signal model of the DCM switch network is derived by linearization of the loss-free resistor model. The transfer functions of DCM converters are quite different from their respective CCM transfer functions. The basic DCM buck, boost, and buck-boost converters essentially exhibit simple single-pole transfer functions [12, 13], ta which the second pole and the RHP zero (in the case of boost and buck-boost converters) are at high frequencies. So the basic converters operating in DCM are easy to control; for this reason, converters are sometimes pupposely operated in DCM for all loads. The transfer functions of higher order converters such as the DCM Cuk or SEPIC are considerably more complicated; but again, one pole is shifted to high frequency, where it has negligible practical effect. This chapter concludes, in Section 11.3, with a discussion of a more detailed analysis used to predict high-frequency dynamics of DCM converters. The more detailed analysis predicts that the high-frequency pole of DCM conventers oceurs at frequencies near or excecding the switching frequency [2-6]. The RHP zero, in the case of DCM buck-boost and boost converters, also occurs at high frequencies. This is why, in practice, the high-frequency dynamics can usually be neglected in DCM.

### 11.1 DCM AVERAGED SWITCH MODEL

Consider the buck-boost converter of Fig. 11.2. Let us follow the averaged switch modeling approach of Section 7.4, to derive an equivalent circuit that models the averaged terminal waveforms of the switch network. The general two-switch network and its terminal quantities $v_{1}(t), i_{1}(t), v_{2}(t)$, and $i_{2}(t)$ are defined as illustrated in Fig. 11.2, consistent with Fig. 7.39(a). The inductor and switch network voltage and current waveforms are illustrated ia Fig. 11.3, for DCM operation.

The inductor current is equal to zero at the beginning of each switching period. Duting the first subinterval, while the transistor conducts, the inductor current increases with a slope of $v_{g}(t) / L$. At the


Fig. 11.2 Buck-boost converter example, with switch network terminal guantities identified.
end of the first subinterval, the inductor current $i_{L}(t)$ attains the peak value given by

$$
\begin{equation*}
i_{\rho k}=\frac{v_{s}}{L} d_{1} T_{s} \tag{11.1}
\end{equation*}
$$

During the second subinterval, while the diode conducts, the inductor current decreases with a slope equal to $p(t) / L$. The second subinterval ends when the diode becomes reverse-biased, at time $t=\left(d_{1}+d_{2}\right) T_{s}$. The inductor current then remains at zero for the balance of the switching period. The inductor voltage is zero during the third subinterval.

A DCM averaged switch model can be derived with reference to the waveforms of Fig. 11.3. Following the approach of Section 7.4.2, let us find the average values of the switch network terminal wavcforms $v_{1}(t), v_{2}(t), i_{1}(t)$, and $i_{2}(t)$ in terms of the converter state variables (inductor currents and capacitor voltages), the input voltage $v_{x}(i)$, and the subinterval lengths $d_{1}$ and $d_{x}$.

The average switch network input voltage $\left\langle\nu_{1}(t)\right\rangle_{r_{3}}$, or the average transistor voltage, is found by averaging the $v_{1}(t)$ waveform of Fig. 11.3:

$$
\begin{equation*}
\left\langle v_{1}(t)\right\rangle_{T_{s}}=d_{1}(t) \cdot 0+d_{2}(t)\left\{\left\langle v_{s}(t)\right\rangle_{T_{s}}-\langle v(t)\rangle_{T_{i}}\right\}+d_{3}(t)\left\langle v_{F}(t)\right\rangle_{T_{s}} \tag{11.2}
\end{equation*}
$$

Use of the identity $d_{3}(t)=1-d_{1}(t)-d_{2}(t)$ yields

$$
\begin{equation*}
\left\langle v_{1}(t)\right\rangle_{T_{s}}=\left(1-d_{1}(t)\right)\left\langle v_{s}(t)\right\rangle_{T_{s}}-d_{2}(t)(v(t)\rangle_{T_{s}} \tag{11.3}
\end{equation*}
$$

Similar analysis leads to the following expression for the average diode voltage:

$$
\begin{align*}
\left\langle v_{2}(t)\right\rangle_{T_{s}} & =d_{1}(t)\left(\left\langle v_{k}(t)\right\rangle_{T_{s}}-\langle v(t))_{T_{s}}\right)+d_{2}(t) \cdot 0+d_{3}(t)\left(-\langle v(t)\rangle_{T_{s}}\right)  \tag{11.4}\\
& =d_{1}(t)\left(v_{s}(t)\right\rangle_{T_{s}}-\left(1-d_{2}(t)\right)\langle v(t)\rangle_{T_{s}}
\end{align*}
$$

The average switch network input current $\left\langle i_{1}(t)_{T_{3}}\right.$ is found by integrating the $i_{1}(t)$ waveform of Fig. 11.3 over one switching period:


Fig. 11.3 Inductor and switch metwork voltage and current waveforms.

$$
\begin{equation*}
\left\langle i_{1}(t)_{T_{s}}=\frac{1}{T_{s}} \int_{r}^{1+T_{s}} i_{1}(t) d t=\frac{q_{\mathrm{l}}}{T_{s}}\right. \tag{11.5}
\end{equation*}
$$

The integral $q_{1}$ is equal to the area under the $i_{1}(t)$ waveform during the first subinterval. This area is easily evaluated using the triangle area formula:

$$
\begin{equation*}
q_{1}=\int_{L_{1}}^{\left.++T_{s_{i}}(t) d t=\frac{1}{2}\left(d T_{1}\right)\right]\left[i_{p k}\right]} \tag{11.6}
\end{equation*}
$$

Substitution of Eqs. (11.1) and (11.6) into Eq. (11.5) gives:

$$
\begin{equation*}
\left\langle i_{1}(t)\right\rangle_{T_{s}}=\frac{d_{[ }^{2}(t) T_{s}}{2 L}\left\langle v_{g}(t)\right\rangle_{r_{s}} \tag{11.7}
\end{equation*}
$$

Note that $\left\langle i_{1}(t)\right\rangle_{T_{s}}$ is not equal to $d_{1}\left\langle i_{L}(t)\right\rangle_{T_{S}}$. Since the inductor current ripple is not small, it is necessary to sketch the actual input current waveform, including the large switching ripple, and then correctly compute the average as in Eqs. (11.5) to (11.7).
The average diode current $\left\langle L_{2}(t)\right\rangle_{t}$ is found in a manner similar to that used above for $\left\langle i_{1}(i)\right\rangle_{T_{3}}$ :

$$
\begin{equation*}
\left\langle i_{2}(t\rangle_{T_{s}}=\frac{1}{T_{s}} \int_{1}^{r+T_{s}} i_{i_{2}}(t) d t=\frac{q_{2}}{T_{s}}\right. \tag{11.8}
\end{equation*}
$$

The integral $q_{2}$ is equal to the area under the $i_{2}(t)$ waveform during the second subinterval. This area is evaluated using the triangle area formula:

$$
\begin{equation*}
q_{2}=\int_{t}^{1+T_{s}} i_{2}(t) d t=\frac{1}{2}\left(d_{2} T_{s}\right)\left[\left(i_{p k}\right)\right. \tag{11.9}
\end{equation*}
$$

Substitution of Eqs. (11.1) and (11.9) into Eq. (11.8) leads to:

$$
\begin{equation*}
\left\langle i_{2}(t)\right\rangle_{T_{s}}=\frac{d_{1}(t) d_{z}(t) T_{s}}{2 L}\left\langle v_{s}(t)\right\rangle_{T_{s}} \tag{11.10}
\end{equation*}
$$

Equations (11.3), (11.4), (11.7) and (11.10) constitute the averaged terminal equations of the switch network in the DCM buck-boost converter. In these equations, it remains to express the subinterval length $d_{2}$ in terms of the switch duty cycle $d_{1}=d$, and the converter averaged waveforms. One approach to finding the subinterval length $d_{2}$ is by solving the inductor current waveform. In the buck-boost converter, the diode switches off when the inductor current reaches zero, at the end of the sec-
ond subinterval. As a result, $i_{L}\left(T_{s}\right)=i_{L}(0)=0$. There is no net change in inductor current over one complete switching period, and no net volt-seconds are applied to the inductor over any complete switching period that starts at the time when the transistor is turned on. Therefore, the average inductor voltage computed over this period is zero,

$$
\begin{equation*}
\left\langle r_{L}(t)\right\rangle_{T_{s}}=d_{1}\left\langle v_{s}(t)\right\rangle_{T_{s}}+d_{2}\left\langle v(t)_{T_{s}}+d_{3} \cdot 0=0\right. \tag{11.1}
\end{equation*}
$$

even when the convetter is not in equilibrium. This equation can be used to find the length of the second subinterval:

$$
\begin{equation*}
d_{i}(t)=-d_{1}(t) \frac{\left\langle r_{s}(t)\right\rangle_{T_{s}}}{\langle v(t)\rangle_{T_{s}}} \tag{11.12}
\end{equation*}
$$

Substitution of Eq. (11.12) into Eqs. (11.3), (11.4), (11.7) and (11.10), allows us to obtain simple expressions for the averaged terninal waveforms of the switch network in the disconlinuous conduction mode:

$$
\begin{gather*}
\left\langle v_{1}\{t\rangle_{T_{s}}=\left\langle v_{s}(t)\right\rangle_{T_{s}}\right.  \tag{11.13}\\
\left\langle v_{2}(t)\right\rangle_{T_{s}}=-\left\langle v(\theta\rangle_{T_{s}}\right.  \tag{11.14}\\
\left\langle i_{1}(t)\right\rangle_{T_{s}}=\frac{d d_{1}^{2}(t) T_{s}}{2 L}\left\langle v_{1}(t)\right\rangle_{T_{s}}  \tag{11.15}\\
\left\langle i_{2}(\theta)_{T_{s}}=\frac{d[t) T_{s}}{2 L} \frac{\left\langle v_{1}(t)\right)_{T_{s}}^{2}}{\left\langle v_{2}(t)\right)_{T_{s}}}\right. \tag{11.16}
\end{gather*}
$$

Let us next constract an equivalent circuit corresponding to the averaged switch network equations (11.15) and (11,16). The swith network input port is modeled by Eq. (11.15). This equation states that the average input current $\left\langle i_{1}(b\rangle_{T}\right.$ is proportional to the applied input volage $\left\langle\nu_{1}(t)\right\rangle_{T}$. In other words, the low-frequency components of the switch network input port obey Ohm's law:

$$
\begin{equation*}
\left\langle i_{1}(t)\right\rangle_{T_{s}}=\frac{\left\langle v_{1}(t)\right\rangle_{r_{s}}}{R_{s}\left(d_{1}\right)} \tag{11.17}
\end{equation*}
$$

where the effective resistance $R_{e}$ is

$$
\begin{equation*}
R_{e}\left(d_{1}\right)=\frac{2 L}{d_{1}^{2} T_{s}} \tag{11.18}
\end{equation*}
$$

An equivalent circuit is illustrated in Fig. 11.4. During the first subinterval, the slope of the input current waveform $i_{1}(t)$ is proportional to the input voltage $\left\langle v_{k}(t)\right\rangle_{T_{s}}=\left\langle v_{1}(t)\right\rangle_{T_{s}}$, as illustrated in Fig. 11.3. As a result, the peak current $i_{p h}$, the total charge $q_{9}$, and the average input current $\left\langle i_{1}(t\rangle_{\gamma_{3}}\right.$ are also proportional to $\left\langle v_{1}(d)_{T_{s}}\right.$. Of course, there is to physical resistor inside the converter. Indeed, if the converter elements are ideal, then no heat is generated inside the converter. Rather, the power apparently consumed by $R_{e}$ is translerred to the swich network output port.

Fig. 11.4 Equivalent circuit that models the average waveforms of the switch inpat (transistor) port.


The switch network output (diode) port is modeled by Eq. (11.16), or

$$
\begin{equation*}
\left\langle i_{2}(t)\right\rangle_{T_{s}}\left\langle v_{2}(t)\right\rangle_{T_{s}}=\frac{\left\langle v_{t}(t)\right\rangle_{T_{s}}^{2}}{R_{\varepsilon}\left(d_{1}\right)}=\langle p(t)\rangle_{T_{s}} \tag{11.19}
\end{equation*}
$$

Note that $\left\langle v_{1}(t)\right\rangle_{T_{s}}^{2} / R_{e}$ is the average power $\left\langle p(t\rangle_{T_{s}}\right.$ apparently consumed by the effective resistor $R_{e}\left(d_{1}\right)$. Equation (11.19) states that this power flows out of the switch network output port. So the switch nerwork consumes no net power-its average input and output powers are equal.

Equation (11.19) can also be derived by consideration of the inductor stored energy. During the first subinterval, the inductor current increases from 0 to $i_{p k}$. In the process, the inductor stores the following energy:

$$
\begin{equation*}
\frac{\mathbf{1}}{2} L_{p^{k}}^{2}=\frac{\left\langle v_{1}\right\rangle_{T_{s}}^{2} d l_{1}^{2} T_{s}^{2}}{2 L}=\frac{\left\langle v_{v}\right\rangle_{T_{s}}^{2}}{R_{e}\left(d_{i}\right)} T_{x} \tag{11.20}
\end{equation*}
$$

Here, $i_{p k}$ has been expressed in terms of $\left\langle v_{1}(t)\right\rangle_{T_{s}}$ using Eqs. (11.1) and (11.13). This energy is transferred from the source $v_{g^{\prime}}$ through the switch network input terminals (i.e., through the transistor), to the inductor. During the second subinterval, the inductor releases all of its stored energy through the switch network output terminals (i.e., through the diode), to the output. The average output power can therefore be expressed as the energy transferred per cycle, divided by the switching period:

$$
\begin{equation*}
\langle p(t)\rangle_{T_{s}}=\left(\frac{\left\langle v_{1}\right\rangle_{T_{s}}^{2}}{R_{s}\left(d_{1}\right)} T_{s}\right)\left(\frac{1}{T_{s}}\right)=\frac{\left\langle v_{v}\right\rangle_{T_{s}}^{2}}{R_{s}\left(d_{1}\right)} \tag{11.21}
\end{equation*}
$$

This power is transferred to the load, and hence

$$
\begin{equation*}
\langle v\rangle_{T_{s}}\left(i_{2}\right\rangle_{T_{s}}=\left\langle v_{2}\right\rangle_{T_{s}}\left(i_{2}\right\rangle_{T_{s}}=\left\langle p(t\rangle_{T_{s}}=\frac{\left\langle v_{1}\right)_{T_{s}}^{2}}{R_{e}\left(d_{1}\right)}\right. \tag{11.22}
\end{equation*}
$$

This result coincides with Eq. (11.19).
The average power $\langle p(t)\rangle_{T_{4}}$ is independent of the load characteristics, and is determined solely by the effective resistance $R_{e}$ and the applied switch network input terminal voltage or cunent. In other words, the switch network output port behaves as a source of power, equal to the power apparently consumed by the effective resistance $R_{c}$. This behavior is represented schematically by the dependent power source symbol illustrated in Fig. 11.5. In any lossless two-port network, when the voltage and current at one port are independent of the characteristics of the extemal network connected to the second port, then the second port must exhibit a dependent power source characteristic [10]. This situation arises in a num-
(a)

(b)


Fig. 11.5 The dependent power source: (a) schematic symbol, (b) i-v characteristic.
ber of common power-processing applications, including switch networks operating in the discontinuous conduction mode.

The power source characteristic illustrated in Fig. $11.5(\mathrm{~b})$ is symmetrical with respect to voltage and current; in consequence, the power source exhibits several unique properties. Similar to the voltage source, the ideal power source must not be short-circuited; otherwisc, infinite corrent occurs. And similar to the current source, the ideal power source must not be open-circuited, to avoid infinite terminal voitage. The power source must be connected to a load capable of absorbing the power $p(t)$, and the operating point is defined by the intersection of the load and power source $i-v$ characteristics.

As illustrated in Fig. 11.6(a), series- and parallel-connected power sources can be combined


Fig. 11.6 Citcuit manipulations of power source elements: (a) combination of series- and paralle- connected power sources into a single equivalent power source, (b) invariance of the power source to reflection through an ideal transformer of arbitrary lurns ratio.


Fig. 11.7 (a) the gencral two-switch network, and (b) the corresponding averaged switch model in the discontinuous conduction mode: the average transistor waeforms obey Ohm's law, while the average diode waveforms behave as a dependent power source.
into a single power source, equal to the sum of the powers of the individual sources. Fig. 11.6(b) illustrates how reflection of a power source through a transformer, having an arbitrary tums ratio, leaves the power source unchanged. Power sources are also invariant to duality transformations.

The averaged large-signal model of the general two-switch network in DCM is illustrated in Fig. 1i.7(b). The input port behaves effectively as resistance $R_{c}$. The instantaneous power apparently consumed by $R_{e}$ is transferied to the output port. and the output port behaves as a dependent power source. This lossless two-port network is called the loss-free resistor model (LFR) [9]. The loss-free resistor represents the basic power conversion properties of DCM switch networks [11]. It can be shown that the loss-free resistor models the averaged properties of DCM switch networks not only in the buckboost conventer, but also in other PWM converters.

When the swich network of the DCM buck-boost converter is replaced by the averaged model of Fig. 11.7(b), the converter equivalent circuit of Fig. 11.8 is obtained. Upon setting all averaged waveforms to their quiescent values, and letting the inductor and capacitor become a short-cireait and an open-circuit, respecively, we obrain the de model of Fig. 11.9.

Systems containing power sources or loss-free resistors can usually be casily solved, by equating average source and load powers. For example, in the de network of Fig. 11.9, the power flowing into the converter input terminals is

$$
\begin{equation*}
P=\frac{V_{g}^{2}}{R_{e}} \tag{11.23}
\end{equation*}
$$



Fig. 11.8 Repiacement of the swith network of the DCM buck-boost converter with the loss-free resistor model.

Fig. 11.9 Dc network example containing a loss-free resistor model.


The power flowing into the load resistor is

$$
\begin{equation*}
P=\frac{V^{2}}{R} \tag{11.24}
\end{equation*}
$$

The loss-free resistor model states that these two powers must be equal:

$$
\begin{equation*}
\boldsymbol{P}=\frac{V_{R}^{2}}{R_{\mathrm{e}}}=\frac{V^{2}}{R} \tag{11.25}
\end{equation*}
$$

Solution for the voltage conversion ratio $M=W / V_{\text {; }}$ yields

$$
\begin{equation*}
\frac{V}{V_{k}}= \pm \sqrt{\frac{R}{R_{i}}} \tag{11.26}
\end{equation*}
$$

Equation (11.26) is a general result, valid for any converter that can be modeled by a loss-free resistor and that drives a resistive load. Other arguments must be used to determine the polarity of $W / V_{g}$. In the buck-boost converter shown in Fig. 11.2, the diode polarity indicates that $V / V_{g}$ must be negative. The steady-state value of $R_{e}$ is

$$
\begin{equation*}
R_{c}(D)=-\frac{2 L}{D^{2} T_{s}} \tag{11.27}
\end{equation*}
$$

where $D$ is the quiescent transistor duty cycle. Substitution of Eq. (11.27) into (11.26) leads to

$$
\begin{equation*}
\frac{V}{V_{g}}=-\sqrt{\frac{D^{2} T_{s} R}{2 L}}=-\frac{D}{\sqrt{K}} \tag{11.28}
\end{equation*}
$$

with $K=2 L / R T_{3 *}$. This equation coincides with the previous sleady-state result given in Table 5.2.
Similar arguments apply when the waveforms contain at components. For example, consider the network of Fig. 11.10, in which the voltages and currents are periodic functions of time. The rms val-

Fig. 11.10 Ac network example containing a loss-free resistor model.

ues of the waveforms can be determined by simply equating the average source and load powers. The average power flowing into the converter input port is

$$
\begin{equation*}
P_{a r}=\frac{V_{g, m a s}^{2}}{R_{e}} \tag{11.29}
\end{equation*}
$$

where $P_{c}$ is the average power consumed by the effective resistance $R_{e}$. No average power is consumed by capacitor $C$, and hence the average power $P_{a v}$ must flow entirely into the load resistor $R$ :

$$
\begin{equation*}
P_{a p}=\frac{V_{r m}^{2}}{R} \tag{11.30}
\end{equation*}
$$

Upon equating Eqs. (11.29) and (11.30), we obtain

$$
\begin{equation*}
\frac{V_{\text {rus. }}}{V_{g, m, s}}=\sqrt{\frac{R}{R_{e}}} \tag{11.31}
\end{equation*}
$$

Thus, the rms terminal voltages obey the same relationship as in the de case.
Averaged equivalent circuits of the DCM buck, boost, and buck-boost converters, as well as the DCM Cuk and SEPIC converters, are lisled in Fig. 11.11. In each case, the averaged transistor waveforms obey Ohm's law, and are modeled by an effective resistance $R_{e}$. The averaged diode waveforms follow a power source characteristic, equal to the power effectively dissipated in $R$. For the buck, boost, and buck-boost convetters, $R_{e}$ is given by

$$
\begin{equation*}
R_{\varepsilon}=\frac{2 L}{d^{2} T_{s}} \tag{1,.32}
\end{equation*}
$$

For the Cuk and SEPIC converters, $R_{e}$ is given by

$$
\begin{equation*}
R_{\mathrm{r}}=\frac{2\left(L_{1}| | L_{2}\right)}{d^{2} T_{i}} \tag{11.33}
\end{equation*}
$$

Here, $d$ is the transistor duty cycle.
Steady-state conditions in the converters of Fig. 11,11 are found by letting the inductors and capacitors become short-circuits and open-circuits, respectively, and then solving the resulting de circuits with $d(t)=D$. The buck-boost, Cuk, and SEPIC then reduce to the circuit of Fig. 11.9. The buck and boost converters reduce to the circuits of Fig. 11.12. Equilibrium conversion ratios $M=V / V_{g}$ of these converters are summarized in Table 11.1, as functions of $R_{e}(D)$. It can be shown that these converters operate in the discontinuous conduction mode whenever the load current $/$ is less than the critical current $I_{\text {crit }}{ }^{\text {' }}$

$$
\begin{align*}
& I>I_{\text {crit }} \text { for } \mathrm{CCM}  \tag{11,34}\\
& I<I_{\text {crit }} \text { for DCM }
\end{align*}
$$

For all of these convertcrs, $I_{\text {crit }}$ is given by

$$
\begin{equation*}
I_{\mathrm{crit}}=\frac{1-D}{D} \frac{V_{g}}{R_{p}(D)} \tag{11.35}
\end{equation*}
$$

## Buck



## Boost



## Buck-boost



Cuk


SEPIC


Fig. 11.11 Averaged large-signal equivalent circuits of live basic convetters operating in the discontinuous contduction mode.


Fig. 11.12 Dc equivalent circuits representing the buck (a) and boost (b) converters operating in DCM.

Table 11.1 CCM and DCM conversion ratios of basic converters

| Converter | M. CCM | $M, \mathrm{DCM}$ |
| :--- | :---: | :---: |
| Buck | $D$ | $\frac{2}{1+\sqrt{1+4 R / R}}$ |
| Boost | $\mathrm{T}_{-\mathrm{D}}$ |  |
| Buck-boost, Cuk | $\frac{-D}{1-D}$ | $\frac{1+\sqrt{1+4 R / R_{e}}}{2}$ |
| SEPIC | $\frac{D}{1-D}$ | $-\sqrt{\frac{R}{R_{e}}}$ |

### 11.2 SMALL-SIGNAL AC MODELING OF THE DCM SWITCH NETWORK

The next step is construction of a small-signal equivalent circuit model for converters operating in the discontinuous conduction mode. In the large-signal ac equivalent circuits of Fig. 11.11, the averaged switch networks are nonlinear. Hence, construction of a small-signal ac model involves perturbation and linearization of the loss-free resistor network. The signals in the large-signal averaged DCM switch network model of Fig. 11.13(a) are perturbed about a quiescent operating point, as follows:
(a)

(b)


Fig. 11.13 Averaged models of the general two-switch oetwork in a converter operating in DCM: (a) large-signal model. (b) small-signal model.

$$
\begin{align*}
d(t) & =D+\hat{d}(t) \\
\left\langle v_{1}(t)\right\rangle_{T_{x}} & =V_{1}+\hat{v}_{1}(t) \\
\left\langle_{1}(t)\right\rangle_{T_{s}} & =I_{1}+\hat{i}_{1}(t)  \tag{11.36}\\
\left\langle v_{2}(t)\right\rangle_{T_{s}} & =V_{2}+\hat{v}_{2}(t) \\
\left\langle i_{2}(t)\right\rangle_{r_{s}} & =I_{2}+\hat{i}_{2}(t)
\end{align*}
$$

Here, $D$ is the quiescent value of the transistor duty cycle, $V_{1}$ is the quicscent value of the applied average transistor woltage $\left\langle v_{1}(t)\right\rangle_{T}$, etc. The quantilies $\hat{d}(t), \hat{v}_{1}(t)$, etc., are small ac variations about the respective quiescent values. It is desired to lincarize the average switch network terminal equations (11.15) and (11.16).

Equations (11.15) and (11.16) express the average terminal cuments $\left\langle i_{1}(t)\right\rangle_{T_{5}}$ and $\left\langle i_{2}(t)\right\rangle_{T_{S}}$ as functions of the transistor duty cycle $d(r)=d_{1}(t)$ and the average terminal voltages $\left\langle v_{1}(t)\right\rangle_{T_{s}}$ and $\left\langle v_{2}(t)\right\rangle_{T_{1}}$. Upon perturbation and linearization of these equations, we will therefore find that $\hat{i}_{1}(t)$ and $\hat{i}_{2}(t)$ are expressed as linear functions of $\hat{d}(t), \hat{v}_{1}(t)$, and $\hat{v}_{2}(t)$. So the small-signal switch network equations can be written in the following form:

$$
\begin{align*}
& \hat{i}_{1}=\frac{\hat{p}_{l}}{r_{l}}+j_{1} \hat{d}+g_{1} \hat{v}_{2}  \tag{11.37}\\
& \hat{i}_{2}=-\frac{\hat{v}_{2}}{r_{2}}+j_{2} \hat{d}+g_{2} \hat{v}_{1}
\end{align*}
$$

These equations describe the two-port equivalent circuit of Fig. 11.13(b).

The parameters $r_{1}, j_{1}$, and $g_{1}$ can be found by Taylor expansion of Eq. (11.15), as described in Section 7.2.7. The average transistor current $\left(i_{1}(t)\right\rangle_{T_{3}}, \mathrm{Eq} .(11.15)$, can be expressed in the following form:

$$
\begin{equation*}
\langle i,(t)\rangle_{T_{s}}=\frac{\left\langle v_{1}(t)\right\rangle_{T_{x}}}{R_{E}(d(t)\}}=f_{1}\left(\left\langle v_{1}(t)_{T_{s},\left\langle v_{2}(t)\right\rangle_{T_{s}}, d(t)}\right)\right. \tag{11.38}
\end{equation*}
$$

Let us expand this expression in a three-dimensional Taylor series, about the quiescent operating point $\left(V_{1}, V_{2}, D\right):$

$$
\begin{align*}
& l_{1}+\hat{i}_{1}(t)=f_{1}\left(v_{1}, V_{2}, D\right)+\left.\hat{v}_{1}(t) \frac{\partial f_{1}\left(v_{1}, v_{2}, D\right)}{\partial v_{1}}\right|_{v_{1}=v_{1}} \\
& \quad+\left.\hat{v}_{2}(t) \frac{\partial f_{1}\left(v_{1}, v_{2}, D\right)}{\partial v_{2}}\right|_{v_{2}=v_{2}}+\left.\hat{d}(t) \frac{\partial f_{1}\left(v_{1}, v_{2}, d\right)}{\partial d}\right|_{d=D}  \tag{11.39}\\
& \quad \text { + higher-order nonlinear terms }
\end{align*}
$$

For simplicity of notation, the angle brackets denoling average values are dropped in the above equation. The dc terms on both sides of Eq. (11.39) must be equal:

$$
\begin{equation*}
\Lambda_{1}=f_{1}\left\{V_{1}, V_{2}, D\right\}=\frac{V_{1}}{R_{i}(D)} \tag{11.40}
\end{equation*}
$$

As usual, we linearize the equation by discarding the higher-order nonlinear terms. The remaining firstorder linear ac terms on both sides of Eq. (11.39) are equated:

$$
\begin{equation*}
\tilde{i}_{1}(t)=\hat{v}_{1}(t) \frac{1}{r_{1}}+\tilde{v}_{2}(t) g_{1}+\hat{d}(t) j_{1} \tag{11.41}
\end{equation*}
$$

where

$$
\begin{gather*}
\frac{1}{r_{1}}=\left.\frac{\partial f_{1}\left(v_{1}, v_{2}, D\right)}{\partial v_{1}}\right|_{v_{1}=V_{1}}=\frac{1}{R_{e}(D)}  \tag{11.42}\\
\xi_{1}=\left.\frac{\partial f_{1}\left(V_{1}, v_{2}, D\right)}{\partial v_{2}}\right|_{v_{2}=V_{2}}=0  \tag{11.43}\\
j_{1}=\left.\frac{\partial f_{l}\left(V_{1}, v_{2}, d\right)}{\partial d}\right|_{d=D}=-\left.\frac{V_{1}}{R_{e}^{2}(D)} \frac{\partial R_{e}(d)}{\partial d}\right|_{d=D}  \tag{1.44}\\
=\frac{2 V_{l}}{D R_{e}(D)}
\end{gather*}
$$

Thus, the small-signal input resistance $r_{l}$ is equal to the effective resistance $R_{\varepsilon^{\prime}}$, evaluated at the quiescent operating point. This term describes how variations in $\left\langle v_{1}(t)_{T_{s}}\right.$ affect $\left\langle i_{1}(l)\right\rangle_{T_{3}}$, via $R_{e}(D)$. The small-signal
parameter $g_{1}$ is equal to zero, since the average transistor curent $\left\langle i_{1}(t)\right\rangle_{\tau_{s}}$ is independent of the average diode voltage $\left(v_{2}(t)\right)_{T_{i}}$. The small-signal gain $j_{1}$ describes how duty cycle variations, which affect the value of $R_{e}(d)$, lead to variations in $\left\langle i_{1}(t)\right\rangle_{\tau_{j}}$.

In a similar manner, $\left\langle i_{2}(t\rangle_{T_{5}}\right.$ from Eq. (11.16) can be expressed as

$$
\begin{equation*}
\left\langle i_{2}(t\rangle_{T_{s}}=\frac{\left\langle v_{1}(t)\right\rangle_{T_{s}}^{2}}{R_{e}(d(t)]\left\langle v_{2}(t)\right)_{r_{s}}}=f_{2}\left(\left\langle v_{1}(t)\right\rangle_{T_{s}^{\prime}}\left\langle v_{2}(t\rangle_{T_{s}}, d(t)\right)\right.\right. \tag{11.45}
\end{equation*}
$$

Expansion of the function $f_{2}\left(v_{1}, v_{2}, d\right)$ in a three-dimensional Taylor series about the quiescent operating point leads to

$$
\begin{align*}
& I_{2}+\hat{i}_{2}(t)=f_{2}\left(V_{1}, V_{2}, D\right)+\left.\hat{p}_{1}(t) \frac{\partial f_{2}\left(v_{1}, V_{2}, D\right)}{\partial v_{1}}\right|_{v_{1}=V_{1}} \\
& \quad+\left.\hat{v}_{2}(t) \frac{\partial f_{2}\left(V_{1}, v_{2}, D\right)}{\partial v_{2}}\right|_{y_{2}=V_{2}}+\left.\hat{d}(t) \frac{\partial f_{2}\left(V_{1}, V_{2}, d\right)}{\partial d}\right|_{d=D} \tag{11.46}
\end{align*}
$$

+ higher-order nonlinear terms
By equating the de terms on both sides of Eq. (11.46), we obtain

$$
\begin{equation*}
I_{2}=f_{2}\left(V_{1}, V_{2}, D\right)=\frac{V_{1}^{2}}{R_{e}(D) V_{2}} \tag{11.47}
\end{equation*}
$$

The higher-order nonlinear terms are discarded, leaving the following first-order linear ac terms:

$$
\begin{equation*}
\left.\hat{i}_{2}(t)=\hat{v}_{2}(t)\left(-\frac{1}{r_{2}}\right)+\hat{v}_{1}(t) g_{2}+\hat{d}(t)\right)_{2} \tag{11.48}
\end{equation*}
$$

with

$$
\begin{align*}
& \frac{1}{r_{2}}=-\left.\frac{\partial f_{2}\left(V_{1}, v_{2}, D\right)}{\partial v_{2}}\right|_{v_{2}=V_{2}}=\frac{1}{R}=\frac{1}{M^{2} R_{e}(D)}  \tag{11.49}\\
& g_{2}=\left.\frac{\partial f_{2}\left(v_{1}, V_{2}, D\right)}{\partial v_{1}}\right|_{v_{1}=V_{1}}=\frac{2}{M R_{e}(D)}  \tag{11.50}\\
& j_{2}=\left.\frac{\partial \mathcal{E}_{2}\left(V_{1}, v_{2}, d\right)}{\partial d}\right|_{d=D}=-\left.\frac{V_{1}^{2}}{R_{e}^{2}(D) V_{2}} \frac{\partial R_{e}(d)}{\partial d}\right|_{d=D}  \tag{11.51}\\
& =\frac{2 V_{1}}{D M R_{e}(D)}
\end{align*}
$$

The output resistance $r_{2}$ describes how variations in $\left\langle v_{2}(f)\right\rangle_{T_{s}}$ influence $\left\langle i_{2}(t)\right\rangle_{T_{F}}$. As illustrated in Fig. 11.14,

Fig. 11.14 The small-signal output resistance $r_{2}$ is determined by the slope of the power source characteristic at the quiescent operating point.


Table 11.2 Small-signal DCM switch model parameters

| Switch network | $g_{1}$ | $j_{1}$ | $r_{1}$ | $g_{2}$ | $j_{2}$ | $r_{2}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| General <br> two-switch. | 0 | $\frac{2 V_{1}}{D R_{e}}$ | $R_{e}$ | $\frac{2}{M R_{c}}$ | $\frac{2 V_{1}}{D M R_{e}}$ | $M^{2} R_{e}$ |
| Fig. 11.7(a) |  |  |  |  |  |  |

$r_{2}$ is determined by the slope of the power source characteristic, evaluated at the quiescent operating point. For a linear resistive load, $r_{2}=R$. For any type of load, it is true that $r_{2}=M^{2} R(D)$. The parameters $j_{2}$ and $g_{2}$ describe how variations in the duty cycle $d(f)$ and in the average transistor voltage $\left\langle v_{1}(t)\right\rangle_{r_{s}}$ (which influence the average power $\langle P(t)\rangle_{T s}$ ) lead to variations in the average diode curtent $\left\langle i_{2}(t)\right\rangle_{T_{s}}$. Values of the small-signal parameters in the DCM switch model of Fig. 11.13 (b) are summarized in the top row of Table 11.2.

A small-signal model of the DCM buck-boost converter is obtained by replacing the transistor and diode of the converter with the switch model of Fig. 11.13(b). The result is illustrated in Fig. 11.15. This equivalent circuil can now be solved using conventional linear circuit analysis techniques, to determine the transfer functions and other small-signal quantities of interest.

The same small-signal switch model can be employed to model other DCM converters, by simply replacing the transistor and diode with ports 1 and 2 , respectively, of the two-port model of Fig. 11.13 (b). An alternative approach, which yields more convenient results in the analysis of the buck and boost converters, is to define the switch network as illustrated in Figs. $11.16(a)$ and 11 . I6(b), respectively. These swith networks can also be modeled using the two-port small-signal equivalent circuit of Fig. 11.16 (c); however, new expressions for the paramerers $r_{1}, j_{1}, g_{1}$, etc., must be derived. These expressions are again found by tinearizing the equations of the avcraged switch network tenminal currents.


Fig. 11.15 Small-signal ac model of the DCM buck-boost converter obtained by insertion of the switch network two-port small-signal model into the original converter circuit.


Fig. 11.16 A convenient way to model the switch networks of DCM buck and brost converters: (a) defined termimal qumuties of the DCM buck switch nenwork, (b) defined terminal quantities of the boost switch network, (c) twopor small-signal ac model. The model paramects are given in Table 11.2.

Table 11.2 lists the small-signal parameters for the buck switch network of Fig. 11.16 (a) (midde row) and for the boost switch network of Fig. 11.16(b) (botom row). Insertion of the small-signal two-port model into the DCM buck and boost converters leads to the equivalent circuits of Fig. 11.17.

The smali-signal equivalent circuit models of Fig. 11.15 and Fig. 11.17 contain two dynamic elcments: capacitor $C$ and inductor $L$. Control-to-output transfer functions obtained by solving these equivalent circuit models have two poles. It has been shown [2-6] that one of the poles, due to the capacitor $C$, appears at a low frequency, while the other pole (and a RHP zero in the case of boost and buck-
(a)


Fig. 11.17 Small-signat ac models of (a) the DCM buck converter, and (b) the DCM boost converter, obtained by replacing the switch networks defined in Fig. [1. IG(a) and (b) with the small-signal switch model of Fig. 11.16(c).
boost converters) due to the inductor $L$, occurs at much higher frequency, close to the converter switching frequency. Therefore, in practice, the DCM buck, boost, and buck-boost converters exhibit essentially single-pole transfer functions, which are negligibly influenced by the inductor dynamics.

The snall-signal cquivalent circuit models have been derived in this section from the large-signal averaged switch network equations (11.15) and (11.16). These equations are based on Eq. (11.11), which states that the average inductor voltage, and therefore its small-signal ac voltage, is zero. This contradicts predictions of the resulting small-signal models in Figs. 11.15 and II.17. As a result, we expect that the models deriwed in this section can be used to predict low-frequency dynamics, while predictions of the high-frequency dynamics due to the inductor $L$ are of questionable validity. Equivalent circuit models that give more accurate predictions of high-freguency dynamics of DCM converters are discussed in Seclion 11.3.

A simple approximate way to determine the low-frequency small-signal transfer functions of the buck, boost, and buck-boost converters is to let the inductance $L$ tend to zero. If $L$ is shorted in the equivalent circuits of Figs. 11.15 and 11.17, the model in all three cases reduces to Fig. 11.18. This cir-

DCM switch network small-signal ac model


Fig. 11.18 Low-frequency ate model obtained by letting $L$ approach zero. The buck, boost, or buck-boost converters can be modeled, by employing the appropriate parametcrs from Table 11.2.
cuit is relatively easy to solve.
The control-to-output transfer function $G_{v d}(s)$ is found by letting $\hat{v}_{g}=0$ in Fig. 11.18. Solution for $\hat{v}$ then leads to

$$
\begin{equation*}
G_{v d}(s)=\left.\frac{\hat{v}}{\hat{d}}\right|_{\hat{r}_{g}=0}=\frac{G_{u 0}}{1+\frac{\tilde{y}}{\hat{\omega}_{F}}} \tag{11.52}
\end{equation*}
$$

with

$$
\begin{align*}
G_{u 0} & =j_{2}\left(R \| r_{2}\right) \\
\omega_{p} & =\frac{1}{\left(R \| r_{2}\right) C} \tag{11.53}
\end{align*}
$$

The line-to-oulput transfer function $G_{\gamma g}(s)$ is found by letting $\hat{d}=0$ in Fig. 11.18. One then obtains

$$
\begin{equation*}
G_{v g}(s)=\left.\frac{\hat{v}}{\hat{v}_{s}}\right|_{d=\psi}=\frac{G_{q 0}}{1+\frac{s}{\omega_{p}}} \tag{11.54}
\end{equation*}
$$

with

$$
\begin{equation*}
G_{y i j}=g_{2}\left(R \| r_{2}\right)=M \tag{11.55}
\end{equation*}
$$

Expressions for $G_{d 0} G_{\text {g0 }}$, and $\omega_{p}$ are listed in Table 11.3, for the DCM buck, boost, and buck-boost converlers with resistive loads $[12,13]$.

The ac modeling approach described in this section is both general and useful. The transistor and diode of a DCM converter can be simply replaced by the two-port network of Fig. 11.13(b), leading to the small-signal ac model. Alternatively, the switch network can be defined as in Fig. 11.16(a) or 11.16(b), and then modeled by the same two-port nctwork, Fig. 11.16(c). The small-signal converter model can then be solved via conventional circuit analysis techniques, to obtain the smali-signal transfer functions of the converter.

Table 11.3 Salient features of DCM converter smail-signal transfer functions

| Converter | $G_{g 0}$ | $\omega_{p}$ |  |
| :--- | :---: | :---: | :---: |
| Buck | $\frac{2 V}{D} \frac{1-M}{2-M}$ | $M$ | $\frac{2-M}{(1-M) R C}$ |
| Boost | $\frac{2 V}{D} \frac{M-1}{2 M-1}$ | $M$ | $\frac{2 M-1}{(M-1) R C}$ |
| Buck-boost | $\frac{V}{D}$ | $M$ | $\frac{2}{R C}$ |

### 11.2.1 Example: Control-to-Output Frequency Response of a DCM Boost Converter

As a simple numerical example, let us find the smail-signal control-to-output transfer function of a DCM boost converter having the following element and parameter values:

$$
\begin{align*}
& R=12 \Omega \\
& L=5 \mu \mathrm{H}  \tag{11.56}\\
& C=470 \mu \mathrm{~F} \\
& f_{s}=100 \mathrm{kHz}
\end{align*}
$$

The output voltage is regulated to be $V=36 \mathrm{~V}$. It is desired to determine $G_{v d}(s)$ at the operating point where the load current is $I=3 \mathrm{~A}$ and the dc input voltage is $V_{g}=24 \mathrm{~V}$.

The effective resistance $R_{e}(D)$ is found by solution of the dc equivalent circuit of Fig. 11.12 (b). Since the load current $I$ and the input and output voltages $V$ and $V_{g}$ are known, the power source value $P$ is

$$
\begin{equation*}
P=1\left(V-V_{s}\right)=(3 \mathrm{~A})(36 \mathrm{~V}-24 \mathrm{~V})=36 \mathrm{~W} \tag{11.57}
\end{equation*}
$$

The effective resistance is therefore

$$
\begin{equation*}
R_{e}=\frac{V_{B}^{2}}{P}=\frac{\left(24 \mathrm{~V}^{2}\right.}{36 \mathrm{~W}}=16 \Omega \tag{11.58}
\end{equation*}
$$

The steady-state duty cycle $D$ can now be found using Eq . (11.32):

$$
\begin{equation*}
D=\sqrt{\frac{2 L^{-}}{R_{s} T_{s}}}=\sqrt{\frac{2(5 \mu H)}{(16 \Omega)(10 \mu \mathrm{~s})}}=0.25 \tag{11.59}
\end{equation*}
$$

The expressions given in Table 11.3 for $G_{d 0}$ and $\omega_{p}$ of the boost converter can now be evaluated:

$$
\begin{align*}
& G_{\omega 0}=\frac{2 V}{D} \frac{M}{2 M-1}=\frac{2(36 \mathrm{~V})}{(0.25)} \frac{\left(\frac{(36 \mathrm{~V})}{(24 \mathrm{~V})}-1\right)}{\left(2 \frac{(36 \mathrm{~V})}{(24 \mathrm{~V})}-1\right)}=72 \mathrm{~V} \Rightarrow 37 \mathrm{dBV}  \tag{11.60}\\
& f_{r}=\frac{\omega_{p}}{2 \pi}=\frac{2 M-1}{2 \pi(M-1) R \mathrm{C}}=\frac{\left(2 \frac{(36 \mathrm{~V})}{(24 \mathrm{~V})}-1\right)}{2 \pi\left(\frac{(36 \mathrm{~V})}{(24} \frac{\mathrm{V})}{}-1\right)(12 \Omega)(470 \mu \mathrm{~F})}=112 \mathrm{~Hz}
\end{align*}
$$

A Bode diagram of the control-to-output transfer function is constructed in Fig. 11.19. The solid lines illustrate the magnitude and phase predicted by the approximate single-pole model of Fig. 11.18. The dashed lines are the predictions of the more accurate model discussed in Section 11.3, which include a second pole at $f_{2}=64 \mathrm{kHz}$ and a RHP zero at $f_{2}=127 \mathrm{kHz}$, arising from the inductor dynamics. Since the switching frequency is 100 kHz , the accuracy of the model at these frequencies cannot be guaranteed. Nonethelcss, in practice, the lagging phase asymptotes arising from the inductor dynamics can be


Fig. 11.19 Magnitude and phase of the control-to-output transfer function, DCM boost example. Solid lines: function and its asymptotes, approximate single-pole response predicted by the model of Fig. 11.18. Dashed lines: more aecurate response that includes high-frequency inductor dynamics.
observed beginning at $f_{2} / 10=6.4 \mathrm{kHz}$.

### 11.2.2 Example: Control-to-Output Frequency Responses of a CCM/DCM SEPIC

As another example, consider the SEPIC of Fig. 11.20 . According to Eq. (11.34), this converter operates in CCM if

$$
\begin{equation*}
\frac{V}{R}>\frac{1-D}{D} \frac{V_{z}}{R_{e}(D)} \tag{11.61}
\end{equation*}
$$

where $R_{C}(D)$ is given by Eq. (11.33). Upon neglecting losses in the converter, one finds that the CCM conversion ratio is

$$
\begin{equation*}
\frac{V}{V_{g}} \approx \frac{D}{1-D} \tag{11.62}
\end{equation*}
$$

When Eqs. (11.33) and (11.62) are substituted into Eq. (11.61), the condition for operation in CCM becomes:

$$
\begin{equation*}
R<\frac{2\left(L_{1} \| L_{2}\right)}{(1-D)^{2} T_{3}}=46 \Omega \tag{11.63}
\end{equation*}
$$

The converter control-to-output frequency responses are generated using Spice ac simulations. Details of
(a)


Fig. 11.20 SEPIC example.


Fig. 11.21 Magnitude and phase of the control-to-output transfer function obtained by simulation of the SEPIC example shown in Fig. 11.20, for two values of the load resistance: $R=50 \Omega$ when the converter operates in DCM (solid lines), and $R=40 \Omega$ for which the converter operates in CCM (dashed lines).
the simulation setup are described in Appendix B, Section B.2.I. Figure 11.21 shows magnitude and phase responses of the control-to-output transfer function obtained for two different values of the load resistance: $R=40 \Omega$, for which the converter operates in $C C M$, and $R=50 \Omega$, for which the converter operates in DCM. For these two operating points, the quiescent (dc) voltages and curnents in the circuit are ncarly the same. Nevertheless, the frequency responses are qualitatively very different in the two operating modes. In CCM, the converter exhibits a fourth-order response with two pairs of high-Q com-plex-conjugate poles and a pair of complex-conjugate zeros. Another RHP (right-half plane) zero can be observed at frequencies approaching 50 kHz . Jn DCM, there is a dominant low-frequency pole followed
by a pair of complex-conjugate poles and a pair of complex-conjugate zeros. The frequencies of the complex poles and zeros are very close in value. A high-frequency pole and a RHP zero contribute additional phase lag at higher frequencies.

### 11.3 HIGH-FREQUENCY DYNAMICS OF CONVERTERS IN DCM

As discussed in Section 11.2, transfer functions of converters operating in discontinuous conduction mode exhibit a dominant low-frequency pole. A pole and possibly a zero caused by inductor dynamics, are pushed to high frequencies. To correctly model the ligh-frequency dynamics of DCM converters, one must account for the fact that the ac voltage across the inductor is not zero. Equation (11.12) is employed in Section 11.1 to greatly simplify the equations of the DCM averaged switch model. Although this model gives good results at low frequencies, it cannot accurately predict high frequency inductor dynamics because it implies that the ac inductor voltage is zero.

A more accurate approach is employed in this section. The subinterval length $d_{2}$ is found by averaging the inductor current waveform $i_{L}(t)$ of Fig. 11.3 [4-6]:

$$
\begin{equation*}
\left\langle i_{L}(t)\right\rangle_{T_{s}}=\frac{1}{2} i_{r k}\left[d(t)+d_{2}(t)\right]=\frac{d(t)\left(d(t)+d_{2}(t)\right) T_{s}}{2 L}\left\langle v_{k}(t)\right\rangle_{T_{s}} \tag{11.64}
\end{equation*}
$$

Solution for $d_{2}(t)$ yields:

$$
\begin{equation*}
d_{2}(t)=\frac{2 L\left\langle i_{L}(t)\right\rangle_{r_{s}}}{\left.d(t) T_{s} \tau_{s}(t)\right\rangle_{T_{s}}}-d(t)=\left(\frac{R_{e}(d)\left\langle i_{L}(t)\right\rangle_{r_{s}}}{\left\langle v_{s}(t)\right\rangle_{T_{s}}}-1\right) d(t) \tag{11.65}
\end{equation*}
$$

Equation (11.65), together with Eqs. (11.3), (11.4), (11.7), and (11.10), constitutes a large-signal averaged model in DCM that can be used to investigate steady-state behavior, as well as low-frequency and high-frequency dynamics. Unfortunately, the model equations are more involved, and do not allow elimination of all converter voltages and currents in terms of the switch network average terminal waveforms.

Let us use this model to find predictions for the high-frequency pole caused by the inductor dynamics of DCM converters. Consider the buck-boost converter of Fig. 11.2 having the DCM waveforms shown in Fig. 11.3. The average transistor voltage $\left\langle v_{1}(t\rangle_{T_{s}}\right.$ and the average diode current $\left\langle i_{2}(t\rangle_{T_{5}}\right.$ are selected as the switch network dependent variables. Substitution of Eq. (11.65) into Eq. (11.3) yields

$$
\begin{equation*}
\left\langle v_{1}(t)\right\rangle_{T_{s}}=\{1-d(t)]\left(v_{s}(t)\right\rangle_{T_{s}}+d(t)\langle\nu(t)\rangle_{T_{s}}-\frac{R_{s}(d)\left\langle\left\langle_{L}(t)\right\rangle_{T_{s}}\langle v(t)\rangle_{T_{s}} d(t)\right.}{\left\langle v_{s}(v)_{T_{s}}\right.} \tag{11.66}
\end{equation*}
$$

The averaged switch voltage $\left\langle\nu_{1}(t)\right\rangle_{\tau_{s}}$ in Eq. (11.66) is a nonlinear function of the switch duty cycle, the average inductor current, and the average input and output voltages:

$$
\begin{equation*}
\left\langle v_{1}(t)\right\rangle_{T_{s}}=Y_{1}\left(\left\langle\nu_{s}(t)\right\rangle_{T_{s}^{\prime}}\langle v(t)\rangle_{T_{s}}\left\langle i_{L}(t)\right\rangle_{T_{s}^{\prime}} d(t)\right\} \tag{11.67}
\end{equation*}
$$

A small-signal ac model can be obtained by Taylor expansion of Eq. (11.67). The small-signal ac component $\hat{v}_{1}$ of the average switch voltage can be found as:


Fig. 11.22 A small-signal ac model of the DCM buck-boost converter.

$$
\begin{equation*}
\hat{v}_{1}(t)=\hat{v}_{g}(t) k_{K}+\hat{v}(t) k_{v}+\hat{i}_{L} r_{1}+\hat{d}(t) f_{1} \tag{11.68}
\end{equation*}
$$

where the small-signal model parameters $k_{a}, k_{v}, r_{1}$, and $f_{1}$ are computed as partial derivatives of $\gamma_{1}$ evaluated at the quiescent operating point. In particular,

$$
\begin{equation*}
r_{1}=\left.\frac{\partial \gamma_{1}\left(V_{s}, V, i_{t}, D\right)}{\partial i_{L}}\right|_{i_{1}=t_{t}}=-\frac{V_{i}}{V_{s}} R_{e} D \tag{11.69}
\end{equation*}
$$

Substitution of Eq. (11.65) into Eq. (11.10) yields

$$
\begin{equation*}
\left\langle l_{L}(t)\right\rangle_{T_{s}}=\left\langle i_{L}(t)\right\rangle_{T_{s}}-\frac{\left\langle v_{s}(t)\right\rangle_{T_{s}}}{R_{r}}=\gamma_{2}\left(\left\langle v_{s}(t)\right\rangle_{T_{s}}\left\langle\left\langle i_{L}(t)\right\rangle_{T_{s}^{\prime}} d(t)\right\}\right. \tag{11.70}
\end{equation*}
$$

The small-signal ac component $\hat{i}_{2}$ of the average diode current can be found as:

$$
\begin{equation*}
i_{2}(t)=\hat{v}_{g}(t) g_{g}+i_{L} h_{2}+\hat{d}(t) h_{2} \tag{11.71}
\end{equation*}
$$

whete the small-signal model parameters $g_{3}, h_{2}$, and $j_{2}$ are computed as partial derivatives of $\gamma_{2}$ evaluated at the quiescent operating point. Figure 1.22 shows the small-signal ac model of the buck-boost converter, where the transistor aud the diode switch are replaced by the sources spccified by Eqs. (11.68) and ( 11.70 ), respectively, It can be shown that this model predicts essentially the same low-frequency dynamics as the model derived in Section 11.2 .

To find the control-to-output transfer function, we set $\hat{p}_{s}=0$. At high frequencies, the small-signal ac component of the capacitor voitage is very smail, $\hat{v} \approx 0$. Therefore, the contribution of the dependent source $k_{v} \hat{v}$ can be neglected at high frequencies. Then, from the equivalent circuit model of Fig. 11.22, we have

$$
\begin{equation*}
s \hat{L}_{L}+r_{l} \hat{l}_{L}+f_{1} \hat{d}=0 \tag{11.72}
\end{equation*}
$$

Equation (11.72) can be solved for the control-to-inductor current transfer function at high frequencies:

$$
\begin{equation*}
\frac{\hat{i}_{L}}{\hat{d}}=-\frac{f_{\mathrm{l}}}{r_{1}} \frac{1}{1+\frac{s}{\omega_{2}}} \tag{11.73}
\end{equation*}
$$

where the pole frequency $f_{2}$ is given by

$$
\begin{equation*}
f_{2}=\frac{\boldsymbol{\omega}_{2}}{2 \pi}=\frac{r_{1}}{2 \pi L} \tag{11.74}
\end{equation*}
$$

To simplify the expression for the pole frequency $f_{2}$, we use the steady-state refationship that follows from Eq. (11.12):

$$
\begin{equation*}
-\frac{V}{V_{z}}=\frac{D}{D_{2}} \tag{11.75}
\end{equation*}
$$

Also, recall that the steady-state cquivalent resistance $R(D)$ can be written as

$$
\begin{equation*}
R_{e}=\frac{2 L f_{v}}{D^{z}} \tag{11.76}
\end{equation*}
$$

where $f_{s}$ is the switching frequency. Upon substitution of Eqs. (11.69), (11.75) and (11.76) into Eq. (11.74) we get:

$$
\begin{equation*}
f_{1}=\frac{f_{1}}{\pi D_{2}} \tag{11.77}
\end{equation*}
$$

This is an expression for the frequency $f_{2}$ of the high-frequency pole that is caused by the inductor dynamics of the DCM buck-boost converter. It can be shown that Eq. (11.77) is a general result for the high-frequency pole, valid for all basic converters operating in DCM. Since $0<D_{2}<1$, Eq. (11.77) imples that the high-fiequency pole is always greater than approximately one third of the switching frequency.

Table 11.4 summarizes the expressions for the high-frequency pole $\omega_{2}$ and the RHP zeto $\omega_{z}$ caused by the inductor dynamics in control-to-output transfer functions $G_{v,}(s)$ of basic DCM converters [6]. The high-frequency pole and the RHP zero occur at tiequencies close to or excceding the switching frequency $f_{s}$. This is why, in practice, the high-frequency inductor dynamics can usually be neglected.

Table 11.4 High-frequency pole and RIIP zero of the DCM converter control-to-output transfer function $G_{\text {vod }}(\mathrm{s}$ )

| Converter | High-frequency pole $\omega_{2}$ | RHP zero $\omega_{z}$ |
| :--- | :---: | :---: |
| Buck | $\frac{2 M f_{s}}{D(1-M)}$ | none |
| Boost | $\frac{2(M-1) f_{s}}{D}$ | $\frac{2 f_{s}}{D}$ |
| Buck-boost | $\frac{2\|M\| f_{s}}{D}$ | $\frac{2 f_{s}}{D}$ |

### 11.4 SUMMARY OF KEY POINTS

I. In the discontinuous conduction mode, the average transistor volage and current are propotional, and hence obey Ohm's law. An averayed equivalent circuit can be obtained by replacing the transistor with an effective resistor $R_{e}(d)$. The average diode voltuge and current obey a power source characteristic, with power equal to the power effectively dissipated by $R_{\text {e }}$. In the averaged equivalent circuit, the diode is replaced with a depencient power source.
2. The two-port lossless network consisting of an effective resistor and power soarce, which results from averaging the transistor and diode waveforms of DCM converters, is called a loss-frce resistor, This network models the basic power-processing functions of DCM converters, much in the same way that the ideal de transformer models the basic functions of CCM converters.
3. The large-signal averaged model can be solved under equilibrium conditions to determine the quiescent values of the converter currents and voltages. Average power arguments can often be used.
4. A small-signal ac model for the DCM switch network can be derived by perturbing and linearizing the loss-liee resistor network. The result has the form of a two-pott $y$-parameter model. The model describes the small-signal variations in the transistor and diode currents, as functions of variations in the duty cycle and in the transistor and diode ac voltage variations.
5. To simplify the ac analysis of the DCM buck and boost converters, it is convenient to define two other forms of the small-signal switch model, corresponding to the switch neworks of Figs. $11.16(a)$ and 11.1G(b). These models are also $y$-parameter two-port models, but have different parancter values.
6. The inductor dynamics of the DCM buck, boost, and buck-boost converters occur at high frequency, above or just below the switching lrequency. Hence, in most cases the high frequency inductor dynamics can be ignored. In the small-signal ac model, the inductance $L$ is set to zero, and the remaining model is solved relatively easily for the low-frequency converter dynatnics. The DCM buck, boost, and buck-boost converters exhibit transfer functions containing essentially a single low-freguency dominant pole.
7. To obtain a more accurate model of the inductor dynamics in DCM, it is necessary to write the equations of the averaged inductor waveforms in a way that does not assume that the average inductor voltage is zero.

## References

[1] V. Vorrerian, R. TYMERSKI, and F. C. Lee, "Equivalent Cituit Models for Resonant and PWM Switches," IEEE Transactions on Power Electronics, Vol. 4, No. 2, pp. 205-214, April 1989.
[2] V. Vorperins, "Simplified Analysis of PWM Converters Using the Model of the PWM Switch," parts I. and II, IEEE Transactions on Aerospace and Electronic Systems, Vol. 26, No. 3, May 1990, pp. 490-505.
[3] D. Maksimovic and S. Cuk, "A Unified Analysis of PWM Converters in Discontinuous Modes," IEEE Transactions on Power Electronics, Vol. 6, No. 3, pp. 476-490, July 1991.
[4] J. Sun, D. M. Mitchell. M. Greuel, P. T. Krein, and R. M. Bass, "Averaged Modelling of PWM Converters in Discontinuous Conduction Mode: a Reexamination," IEEE Power Electronics Specialists Conference, 1998 Record, pp. 615-622, June 1998.
[5] S. Ben-Yaakov and D. ADar, "Average Models as Tools for Studying Dynamics of Switch Mode DC-DC Converters," IEEE Power Electronics Specialists Conference, 1994 Record, pp. 1369-1376. June 1994.
[6] J. Sun, D. M. Mrtchell. M. Greuel, P. T. Krein, and R. M. Bass, "Average Models for PWM Converters in Discontinuous Conduction Mode." Procedings of the 1998 Internatontal High Freguency Fower Coversion Conference (HFPC'98), pp. 61-72, November 1998.
[7] A. Witulsk! and R. Erickson, "Extension of State-Space Averaging to Resonant Switches -and Beyond," IEEE Transactions on Power Electronics, Vol. 5, No. 1, Pp. 98-109, January 1990.
[8] S. Freeland and R. D. Middebrook, "A Unitied Analysis of Converters with Resonant Switehes," IEEE Power Electronics Speciatins Conference, 1987 Rcoord, pp. 20-30, June 1987.
[9] S. Singer, "Realization of Loss-Free Resistive Elements," IEEE Transoctions on Circuits and Systents, Vol. CAS-36, No. 12, Januăry 1990.
[10] S. Smger and R.w. Extckson, "Power-Source Element and Its Properties", IEE Proceedings-Circuits Devices and Systems, Vol. I41, No. 3, pp. 220-226, June 1994.
[11] S. Simger and R. Erickson, "Canonical Modeling of Power Processing Circuits Based on the POPI Concept," IEEE Transactions on Powe Electronics, Yol 7, No. I, January 1992.
[12] S. Clik and R. D. Midolebrook, "A General Unified Approach to Modeling Switching Dc-to-Dc Converters in Discontinuous Conduction Mode," IEEE Power Electrontics Specialists Conference, 1977 Record, Pp. 36-57.
[13] S. Cuk, "Modeling, Analysis, and Design of Switching Converters," Ph.D. Thesis, Califorma Institute of Techrology, Novernber 1976.

## Prorlems

11.1 Averaged switch modeling of a flyback conventer. The converter of Fig. 11.23 operates in the discontinuous conduction mode. The two-winding inductor has a $1: n$ turns ratio and negligible leakage inductance, and can be modeled as an ideal transformer in parallel with primary-side magnetizing inductance $L_{p}$,
(a) Sketch the transistor and diode voltage and curent waveforms, and derive expressions for their average values.
(b) Sketch an averaged model for the converter that includes a loss-Free resistor network, and give an expression for $R_{e}(d)$.
(c) Solve your model to determine the woltage ratio $V / N_{g}$ in the discontinuous conduction mode.
(d) Over what range of load current $/$ is your answer of part (c) valid? Express the DCM boundary in the form $l<I_{\text {cris }}\left(D, R_{c}, V_{k^{\prime}} n\right)$.
(e) Derive an expression for the smalt-signal control-to-outpul transfer function $\mathrm{G}_{\mathrm{v} /}(\mathrm{s})$. You may neglect inductor dynamics.
11.2 Averaged switch modeling of a nonisolated Watkins-Johnson converter. The converter of Fig. 11.24 operates in the discontinuous conduction mode. The two-winding inductor has a $1: 1$ turns ratio and negligible leakage inductance, and can be modeled as an ideal transformer in parallel with magnetizing inductance $L$.
(a) Sketch the transistor and diode voltage and current waveforms, and derive expressions for their average values.
(b) Sketch an averaged model for the converter that includes a loss-ffee resistor network, and give all expression for $R_{e}(d)$.


Fig. 11.23 Flyback converter, Problem 11.I.


Fig. 11.24 Watkins-Johnsen converter, Problem 11.2.
(c) Solve your model to determine the converter conversion tatio $M(D)=V / V_{g}$ in the discontituous conduction mode. Over what range of load cuments is your expression valid?
11.3 Sketch the steady-state oupput characteristics of the buck-boost convertcr: plot the output volage $V$ vs. the load current $l$, for several values of duty cycle $D$. Include both $C C M$ and DCM operation, and clearly label the boundary between modes.
11.4 In the tuctwork of Fig. 11.25 , the power source waveform $p(t)$ is given by

$$
p(t)=1000 \cos ^{2} 377 t
$$

The circujt operates itu steady state. Determine the ins resistor voltage $V_{R, m}$.
11.5 Verify the expressions for $O_{d 0}$ and $\omega_{p}$ given in Table 11.3.
11.6 A certain buck converter operates with an inpul woltage of $V_{g}=28 \mathrm{~V}$ and an output voltage of $V=15 \mathrm{~V}$. The load resistance is $R=100$. Other element and parameter valucs are: $L=8 \mu \mathrm{H}, \mathrm{C}=220 \mu \mathrm{~F}$, $f_{s}=150 \mathrm{kHz}$.,
(a) Determine the value of $R_{v}$
(b) Determine the guiescent daty cycle $D$.
(c) Sketch a Bode plot of the control-to-output transfer function $G_{v d}(s)$. Label the values of all salicnt features. You may neglect inductor dynamics.
11.7 Using the approach of Section 11.3 , determine the control-to-output transfer function $G_{\gamma d}(s)$ of a boost converter. Do not make the approximation $L \approx 0$.


Fig. 11.25 Network with a power source, Problem 11.4.
(a) Derive analytical expressions for the de gain $G_{i 0}$ and the RHP zero freguency $\omega_{z}$, as functions of $M, R_{e^{\prime}} D, V_{g^{\prime}}, C_{,}$, and $R$.
(b) With the assumption that $C$ is sufficiently large and that $L$ is sufficiently small, the poles of $G_{v d}(s)$ can be factored using the low- $Q$ approximation. Do so, and express the wo poles as functions of $M, D, L_{1} C$, and $R$. Show that the iow-frequency pole matches the expression in Table 11.3, and that the high-frequency pole is given by the expression in Table 11.4.

## 12

## Current Programmed Control

So far, we have discussed duty ratio control of PWM conventers, in which the converter output is controlled by direct choice of the duty ratio $d(d)$. We have therefore developed expressions and small-signal transfer functions that relate the converter waveforms and output voltage to the duty ratio.

Another control scheme, which finds wide application, is current programmed control [1-13], in which the converter output is controlled by choice of the peak transistor switch cutrent peak $\left(i s_{s}(t)\right.$. The control input signal is a current $i_{c}(t)$, and a simple control network switches the transistor on and off, such that the peak transistor current follows $i_{c}(r)$. The transistor duty cycle $d(t)$ is not directly controlled, but depends on $i_{c}(t)$ as well as on the converter inductor currents, capacitor voltages, and power input voltage. Converters controlled via curent programming are said to operate in the current prograntred mode (CPM).

The block diagram of a simple current programmed controller is illustrated in Fig. 12.1. Control signal $i(t)$ and switch current $i_{x}(t)$ waveforms are given in Fig. 12.2. A clock pulse at the Set input of a latch initiates the switching period, causing the latch output $Q$ to be high and tuming on the transistor. While the transistor conducts, its current $i_{s}(t)$ is equal to the inductor curtent $i_{L}(t)$; this current increases with some positive slope $m_{1}$ that depends on the value of inductance and the converter voltages. In more complicated converters, $i(t)$ may follow the sum of several inductor curents. Eventually, the switch current $i_{s}(t)$ becomes equal to the control signal $i_{c}(t)$. At this point, the controller turns the transistor switch off, and the inductor current decreases for the remainder of the switching period, The controller must moasure the switch current $i_{s}(t)$ with some current sensor circuit, and compare $i_{s}(t)$ to $i(t)$ using ata ana$\log$ comparator. In practice, voltages proportional to $i(t)$ and $i(t)$ are compared, with constant of proportionality $R_{f}$. When $i_{s}(t) \geq i_{c}(t)$, the comparator resets the latch, tuming the transistor off for the remainder of the switching period.

As usual, a feedback loop can be constructed for regulation of the output voltage. The output voltage $v(t)$ is compared to a reference voltage $v_{\text {ref }}$, to generate an error signal. This error signal is applied


Fig. 12.1 Curent-programmed control of a buck converter. The peak transistor current replaces the duty cycle as the control input.

Fig. 12.2 Switch curtent $i(t)$ and control input $i(t)$ waveforms, for the curent-programmed system offig. 12.1.

to the input of a compensation network, and the output of the compensator drives the control signal $i_{c}(t) R_{f}$. To design such a feedback system, we need to model how variations in the control signal $i_{c}(t)$ and in the line input voltage $v_{g}(t)$ affect the output voltage $v(t)$.

The chief advantage of the current programmed mode is its simpler dynamics. To first order, the small-signal control-to-output transfer function $\hat{v}(s) / / i(s)$ contains one less pole than $\hat{v}(s) / \hat{d}(s)$. Actually, this pole is moved to a high frequency, near the converter switching frequency. Nonetheless, simple robust wide-bandwidth output voltage control can usually be obtained, without the use of compensator lead networks. It is true that the current programmed controller requires a circuit for measurement of the switch current $i_{s}(t)$; however, in practice such a circuit is also required in duty ratio controlled systems, for protection of the transistor against excessive currents during transients and fault conditions. Curent progranmed control makes use of the available current sensor information during normal operation of the converter, to obtain simpler system dynamics. Transistor failures due to excessive switch current can then be prevented simply by limiting the maximum value of $i_{c}(t)$. This ensures that the transistor will tum off whenever the switch current becomes too large, on a cycle-by-cycle basis.

An added benefit is the reduction or elimination of transformer saturation problems in fullbridge or push-pull isolated converters. In these converters, small voltage imbalances induce a de bias in the transformer magnetizing corrent; if sufficiently large, this de bias can satarate the transformer. The do current bias increases or decreases the transistor switch cuments. In response, the curtent programmed controller alters the transistor duty cycles, such that transformer volt-second balance tends to be maintained. Current-programmed full-bridge isolated buck converters should be operated without a capacitor in serics with the transformer primary winding; this capacitor tends to destabilize the system. For the same reason, curtent-programmed control of half-bridge isolated buck converters is generally avoided.

A disadvantage of curcent programmed control is its susceptibility to noise in the $i_{x}(t)$ or $i_{c}(t)$ signals. This noise can prematurely reser the latch, disrupting the operation of the controller. In particular, a small amount of filtering of the sensed switch current waveform is necessary, to remove the turn-on current spike caused by the diode stored chargc. Addition of an artificial ramp to the current-programmed controller, as discussed in Section 12.1, can also improve the noise imnanity of the circuit.

Commercial integrated circuits that implement current programmed control are widely available, and operation of converters in the current programmed mode is quite popular. In this chapter, converters operating in the current programmed mode are modeled. In Section 12.I, the stability of the curent programmed controller and its inner switch-current-scnsing loop is examincd. It is found that this controller is unstable whenever converter steady-state duty cycle $D$ is greater than 0.5 . The cunent programmed controller can be stabilized by addition of an antificial ramp signal to the sensed switch current waveform, ln Section 12.2, the system smail-signal transfer functions are described, using a simple firstorder model. The averaged terninal waveforms of the switch network can be described by a simple current source, in conjunction with a power source element. Perturbation and linearization leads to a simple small-signal model. Although this first-order model yields a great deal of insight into the control-to-output transfer function and converter output impedance, it does not predict the line-to-output transfer function $G_{v \xi}(s)$ of current-programmed buck converters. Hence, the model is relined in Section 12.3. Section 12.4 extends the modeling of curent programmed converters to the discontinuous conduction mode.

### 12.1 OSCILLATION FOR $D>0.5$

The current programmed controller of Fig. 12.1 is unstable whencver the steady-state duty cycle is greater than 0.5 . To avoid this stability problem, the control scheme is usually modified, by addition of an artificial ramp to the sensed switel current waveform. In this section, the stability of the current programmed controller, with its inner switch-current-sensing loop, is analyzed. The effects of the addition of

Fig. 12.3 Inductor current wave form of a cutrent-programmed converter operating in the continuous conduction mode.

the artificial ramp are explained, using a simple first-order discrete-time analysis. Effects of the artificial ramp on controller noise susceptibility is also discussed.

Figure 12.3 illustrates a generic inductor current waveform of a switching converter operating in the continuous conduction mode. The inductor cltrent changes with a slope $m$, during the first subinterval, and a slope $-m_{2}$ during the second subinterval. For the basic nonisolated converters, the slopes $m_{1}$ and - $m_{2}$ ate given by

## Buck converter

$$
m_{1}=\frac{v_{n}-v}{L}-m_{2}=-\frac{v}{L}
$$

Boost converter

$$
\begin{equation*}
m_{1}=\frac{v_{g}}{L} \quad-m_{2}=\frac{v_{g}-v}{L} \tag{12.1}
\end{equation*}
$$

Buck-boost converter

$$
m_{1}=\frac{v_{g}}{L} \quad-m_{2}=\frac{p}{L}
$$

With knowledge of the slopes $m_{1}$ and $-m_{2}$, we can determite the general relationships between $i_{L}(0), i_{c}$, $i_{L}\left(T_{s}\right)$, and $d T_{s^{*}}$

During the first subinterval, the inductor current $i_{L}(t)$ increases with slope $m_{1}$, until $i_{L}(t)$ reaches the control signal $i_{e^{\prime}}$ Hence,

$$
\begin{equation*}
i_{L}\left(d T_{\nu}\right)=i_{c}=i_{L}(0)+m_{1} d T_{s} \tag{12.2}
\end{equation*}
$$

Solution for the duty cycle $d$ leads to

$$
\begin{equation*}
d=\frac{i_{c}-i_{L}(0)}{m_{1} T_{s}} \tag{12.3}
\end{equation*}
$$

In a similar manner, for the second subinterval we can write

$$
\begin{align*}
i_{L}\left(T_{y}\right) & =i_{L}\left(d T_{s}\right)-m_{2} d T_{s}  \tag{12.4}\\
& =i_{L}(0)+m_{1} d T_{s}-m_{z} d T T_{s}
\end{align*}
$$

In steady-state, $i_{L}(0)=i_{L}\left(\Gamma_{s}\right), d=D, m_{1}=M_{1}$, and $m_{2}=M_{2}$. Insertion of these relationships into Eq. (12.4) yields

Fig. 12.4 Effect of initial perturbation $\hat{i}_{L}(0)$ on inductor current waveformu.

$\mathrm{O}_{\mathrm{t}}$,

$$
\begin{equation*}
\frac{M_{2}}{M_{1}}=\frac{D}{D^{\prime}} \tag{12.6}
\end{equation*}
$$

Steady-state Eq. (12.6) coincides with the requirement for steady-state volt-second balance on the inductor.

Consider now a small perturbation in $i_{L}(0)$ :

$$
\begin{equation*}
i_{L}(0)=I_{L A}+i_{L}(0) \tag{12.7}
\end{equation*}
$$

$I_{L 0}$ is a steady-state value of $i_{L}(0)$, which satisfies Eqs. (12.4) and (12.5), while $\hat{i}_{L}(0)$ is a small perturbation such that

$$
\begin{equation*}
\left|i_{L}(0)\right| \leqslant\left|i_{D 0}\right| \tag{12.8}
\end{equation*}
$$

It is desired to assess the stability of the current-programmed controller, by determining whether this small perturbation eventually decays to zero. To do so, let us solve for the perturbation alter $n$ switching periods, $i_{r}\left(n T_{s}\right)$, and determine whether $i_{L}\left(n T_{s}\right)$ tends to zero for large $n$.

The steady-state and perturbed inductor current waveforms are illustrated in Fig. 12.4. For clarity, the size of the inductor current perturbation $\hat{i}_{\mathrm{L}}(0)$ is exaggerated. It is assumed that the converter operates near steady-state, such that the slopes $m_{\mathrm{I}}$ and $m_{2}$ are essentially unchanged. Figure 12.4 is drawn for a positive $\hat{L}_{2}(0)$; the quantity $\hat{d} T_{s}$ is then negative. Since the slopes of the steady-state and perturbed waveforms are essentially equal over the interval $0<t<(D+d) T_{y}$, the difference between the waveforms is equal to $\hat{i}_{i}(0)$ for this entire interval. Likewise, the difference between the two waveforms is a constant $\hat{i}_{L}\left(T_{y}\right)$ over the interval $D T_{3}<t<T_{s}$, since both waveforms then have the slope $-m_{2}$. Note that $\hat{i}_{L}\left(T_{s}\right)$ is a negative quantity, as sketched in Fig. 12.4. Hence, we can solve for $\hat{i}_{L}\left(T_{s}\right)$ in terms of $\hat{i}_{L}(0)$, by considering only the interval $(D+\hat{d}) T_{s}<t<D T_{s}$ as illustrated in Fig. 12.5.

Fig. 12.5 Expanded view of the steady-state and perturbed inductor current waveforms, near the peak of $i_{L}(t)$.


From Fig. 12.5, we can use the steady-state waveform to express $\hat{i}_{L}(0)$ as the slope $m_{1}$, multiphed by the interval length $-d T_{s}$. Hence,

$$
\begin{equation*}
\hat{i}_{L}(0)=-m, \hat{d} T_{s} \tag{12.9}
\end{equation*}
$$

Likewise, we can use the perturbed waveform to express $\hat{i}_{F}\left(T_{y}\right)$ as the slope $-m_{2}$, multiplied by the interval length $-d T_{s}$ :

$$
\begin{equation*}
\hat{i}_{L}\left(T_{s}\right)=m_{2} d T_{s} \tag{12.10}
\end{equation*}
$$

Elimination of the intermediate variable $\hat{d}$ from Eqs. (12.9) and (12.10) leads to

$$
\begin{equation*}
i_{L}\left(T_{s}\right)=i_{L}(0)\left(-\frac{m_{2}}{m_{J}}\right) \tag{12.11}
\end{equation*}
$$

If the converter operating point is sufficiently close to the quiescent operating point, then $m_{2} / m_{1}$ is given approximately by Eq. (12.6). Equation (12.11) then becomes

$$
\begin{equation*}
i_{L}\left(T_{3}\right)=i_{L}(0)\left(-\frac{D}{D^{\prime}}\right) \tag{12.12}
\end{equation*}
$$

A similar analysis can be performed during the next switching period, to show that

$$
\begin{equation*}
\hat{i}_{L}\left(2 T_{s}\right)=\hat{i}_{L}\left(T_{s}\right)\left(-\frac{D}{D^{\prime}}\right)=\hat{i}_{L}(0)\left(-\frac{D}{D^{\prime}}\right)^{2} \tag{12.13}
\end{equation*}
$$

After $n$ switching periods, the perturbation becomes

$$
\begin{equation*}
i_{L}\left(n T_{y}\right)=\hat{i}_{L}\left((n-1) T_{s}\right)\left(-\frac{D}{D}\right)=\hat{i}_{L}(0)\left(-\frac{D}{D}\right)^{\prime \prime} \tag{12.14}
\end{equation*}
$$

Note that, as $n$ tends to infinity, the perturbation $\hat{i}_{L}\left(n T_{s}\right)$ tends to zero provided that the characteristic value - $D / D^{\prime}$ has magnitude less than one. Conversely, the perturbation $\hat{i}_{L}\left(n T_{3}\right)$ becomes large in magnitude when the characteristic value $\alpha=-D / D^{\prime}$ has magnitude greater than one:

$$
\left|i,\left(n T_{0}\right)\right| \rightarrow \begin{cases}0 & \text { when }\left|-\frac{D}{D}\right|<1  \tag{12.15}\\ \infty & \text { when }\left|-\frac{D}{D}\right|>1\end{cases}
$$

Therefore, for stable operation of the current programmed controller, we need $|\alpha|=D / D^{\prime}<1$, or

$$
\begin{equation*}
D<0.5 \tag{12.16}
\end{equation*}
$$

As an example, consider the operation of the boost converter with the steady-state terminal voltages $V_{k}=20 \mathrm{~V}, V=50 \mathrm{~V}$. Since $V / V_{g}=1 / D^{\prime}$, the boost converter should operate with $D=0.6$. We therefore expect the current programmed controller to be unstable. The characteristic value will be


Fig. 12.6 Unstable oscillation for $D=0.6$.

$$
\begin{equation*}
\alpha=-\frac{D}{D^{\prime}}=\left(-\frac{0.6}{0.4}\right)=-1.5 \tag{12.17}
\end{equation*}
$$

As given by Eq. (12.14), a perturbation in the inductor cument will increase by a factor of -1.5 over every switching period. As illustrated in Fig. 12.6, the perturbation grows to - $1.5_{i}^{*}(0)$ after one switching period, to $+2.25 \hat{t}_{L}(0)$ after two switching periods, and to $-3.375 i_{L}(0)$ after three switching periods. For the particular initial conditions illustrated in Fig. 12.6 , this growing oscillation saturates the current programmed controller after three switching periods. The transistor remains on for the entire duration of the fourth switching period. The inductor current and controller waveloms may evenlually become oscillatory and periodic in nature, with period equal to an integral number of switching periods. Altematively, the waveforms may become chaotic. In either event, the controller does not operate as intended.

Figure 12.7 illustrates the inductor cument waveforms when the output voltage is decreased to $V$ $=30 \mathrm{~V}$. The boost converter then operates with $D=1 / 3$, and the characteristic value becomes

$$
\begin{equation*}
\alpha=-\frac{D}{D^{\prime}}=\left(-\frac{1 B}{2 / 3}\right)=-0.5 \tag{12.18}
\end{equation*}
$$

Perturbations now decrease in magnitude by a factor of 0.5 over cach switching period. A disturbance in the inductor current becomes small in magnitude after a few switching periods.

The instability for $D>0.5$ is a well-known problem of current programmed control, which is not dependent on the converter topology. The controller can be rendered stable for all duty cycles by addition of an artificial ramp to the sensed switch current waveform, as illustrated in Fig. 12.8. This arti-


Fig. 12.7 A stable transient with $D=1 / 3$.


Fig. 12.8 Stabilization of the curent programmed controller by addition of an artificial ramp to the measured switch curent waveform: (a) block diagram, (b) artificial ramp waveform.
ficial ramp has the qualitative effect of reducing the gain of the inner switch-cument-sensing discrete feedback loop. The artificial ramp has slope $m_{a}$ as shown. The controller now switches the transistor off when

$$
\begin{equation*}
i_{i}\left(d T_{s}\right)+i_{L}\left(d T_{s}\right)=i_{c} \tag{12.19}
\end{equation*}
$$

where $i_{a}(t)$ is the artificial ramp waveform. Therefore, the transistor is switched off when the inductor current $i_{L}(t)$ is given by

$$
\begin{equation*}
i_{L}\left(d T_{s}\right)=i_{c}-i_{s}\left(d T_{s}\right) \tag{12.20}
\end{equation*}
$$

Figure 12.9 illustrates the analog comparison of the inductor current waveform $i_{L}(d)$ with the quantity $\left[i_{c}-i_{u}(t)\right]$.

Fig. 12.9 Addition of artificial ramp: the transistor is now switched off when $i_{L}(t)=i_{c}-i_{c}(t)$.


We can again determine the stability of the current programmed controller by analyzing the change in a perturbation of the inductor current waveform over a complete switching period. Figure 12.10 illustrates steady-state and perturbed inductor current waveforms, in the presence of the artificial ramp. Again, the magnitude of the perturbation $\hat{i}_{L}(0)$ is exaggerated. The perturbed waveform is sketched for a positive value of $\hat{i}_{L}(0)$; this causes $\hat{d}$, and usually also $\hat{i}_{L}\left(T_{s}\right)$, to be negative. If the perturbed waveforms are sufficiently close to the quiescent operating point, then the slopes $m_{1}$ and $m_{2}$ are essentially unchanged, and the relationship between $\hat{i}_{1}(0)$ and $\hat{i}_{S}\left(T_{v}\right)$ can be determined solely by consideration of the interval $(D+\hat{d}) T_{s}<t<D T_{s}$. The perturbations $\hat{i}_{L}(0)$ and $\hat{i}_{L}\left(T_{s}\right)$ are expressed in terms of the slopes $m_{1}, m_{2}$, and $m_{a}$, and the interval length $-\hat{d} T_{s}$, as follows:

$$
\begin{align*}
& \hat{i}_{L}(0)=-\hat{d} T_{s}\left(m_{1}+m_{s}\right)  \tag{12.21}\\
& i_{;}\left(T_{s}\right)=-\hat{d} T_{s}\left(m_{u}-m_{2}\right) \tag{12.22}
\end{align*}
$$

Elimination of $d$ yields

$$
\begin{equation*}
i_{L}\left(T_{i}\right)=i_{L}(0)\left(-\frac{m_{2}-m_{u}}{m_{1}+m_{a}}\right) \tag{12.23}
\end{equation*}
$$

A similar analysis can be applied to the $n^{m}$ switching period, leading to

$$
\begin{equation*}
i_{L}\left(n T_{s}\right)=\hat{i}_{L}\left((n-1) T_{s}\right)\left(-\frac{m_{2}-m_{n}}{m_{1}+m_{u}}\right)=\hat{i}_{L}(0)\left(-\frac{m_{2}-m_{a}}{m_{L}+m_{a}}\right)^{n}=\hat{i}_{L}(0) \alpha^{n} \tag{12.24}
\end{equation*}
$$

The evolution of inductor current perturbations are now determined by the characteristic value

Fig. 12.10 Steady-state and perturbed inductor curent waveforms, in the presence of an artificial ramp.


$$
\begin{equation*}
\alpha=-\frac{m_{2}-m_{a}}{m_{1}+m_{r}} \tag{12.25}
\end{equation*}
$$

For large $n$, the perturbation magnitude tends to

$$
\left|i_{t}\left(n T_{s}\right)\right| \rightarrow \begin{cases}0 & \text { when }|\alpha|<1  \tag{12.26}\\ \infty & \text { when }|\alpha|>1\end{cases}
$$

Therefore, for stability of the current programmed controller, we need to choose the slope of the artificial tamp $m_{n}$ such that the characteristic value $\alpha$ has magnitude less than one. The artificial ramp gives us an additional degree of freedom, which we can use to stabilize the system for duty cycles greater than 0.5 . Note that increasing the value of $m_{\text {if }}$ causes the numerator of Eq. (12.25) to decrease, while the denominator increases. Therefore, the characteristic value $\alpha$ attains magnitude less than one for sufficiently large $m_{u}$.

In the conventional voltage regulator application, the output voltage $v(t)$ is well regulated by the converter control system, while the input voltage $v_{g}(t)$ is unknown. Equation ( 12.1 ) theu predicts that the value of the slope $m_{2}$ is constant and known with a high degree of accuracy, for the buck and buck-boost converters. Therefore, let us use Eq. (12.6) to eliminate the slope $m_{1}$ from Eq. (12.25), and thereby express the characteristic value $\alpha$ as a function of the known slope $m_{2}$ and the steady-state duty cycle $D$ :

$$
\begin{equation*}
\alpha=-\frac{1-\frac{m_{a}}{m_{2}}}{\frac{D^{\prime}}{D}+\frac{m_{w}}{m_{2}}} \tag{12.27}
\end{equation*}
$$

One common choice of attificial ramp slope is

$$
\begin{equation*}
m_{q}=\frac{1}{2} m_{2} \tag{12.28}
\end{equation*}
$$

It can be verified, by substitution of Eq. (12.28) into (12.27), that this choice leads to $\alpha=-1$ at $D=1$, and to $|\alpha|<1$ for $0 \leq D<1$. This is the minimum value of $m_{i j}$ that leads to stability for all duty cycles. We will see in Section 12.3 that this choice of $m_{a}$ has the added benefit of causing the ideal line-to-output transfer function $G_{v s}$ (s) of the buck converter to become zero.

Another common choice of $m_{s}$ is

$$
\begin{equation*}
m_{a}=m_{2} \tag{12.29}
\end{equation*}
$$

This causes the characteristic value $\alpha$ to become zero for all $D$. As a result, $\hat{i}_{L}\left(T_{s}\right)$ is zero for any $\hat{i}_{L}(0)$ that does not saturate the controller. The system removes any error after one switching period $T_{s}$. This behavior is known as deadbeat control, or finite setting time.

It should be noted that the above stability analysis employs a quasi-static approximation, in which the slopes $m_{1}$ and $n_{2}$ of the perturbed inductor current waveforms are assumed to be identical to the steady-state case. In the most general case, the stability and transient response of a complete system employing current programmed control must be assessed using a system-wide discrete time or sampleddata analysis. Nonetheless, in practice the above arguments are found to be sufficient for selection of the artificial ramp slope $m_{u^{*}}$

Current-programmed controller circuits exhibit significant sensitivity to noise. The reason for this is illustrated in Fig. $12.11(a)$, in which the control signal $i_{r}(t)$ is perturbed by a small amount of noise

Fig. 12.11 When noise perturbs a controller signal such as $i_{c}$, a perturbation in the duty cycle results: (a) with no artificial camp and small inductor current ripple, the perturbation $\vec{d}$ is large: (b) an arlificial ramp reduces the controller gain, thereby reducing the perturbation $\hat{d}$.

represented by $i_{c}$ It can be seen that, when there is no artificial ramp and when the inductor current ripple is small, then a small perturbation in $i_{c}$ leads to a large perturbation in the duty cycle: the controller has high gain. When noise is present in the controller circuit, then significant jitter in the duly cycle waveforms may be observed. A solution is to reduce the gain of the controller by introduction of an artificial ramp. As ittustrated in Fig. 12.11(b), the same perturbation in $i_{c}$ now leads to a reduced variation in the duty cycle. When the layout and grounding of the controller circuit introduce significant noise into the duty cycle waveform, it may be necessary to add an artificial ramp whose amplitude is substantially greater than the inductor current ripple.

### 12.2 A SIMPLE FIRST'-ORDER MODEL

Once the cument progranmed controller has been constructed, and stabilized using an artificial ramp, then it is desired to design a feedback loop for regulation of the output voltage. As usual, this voltage feedback loop must be designed to meet specifications regarding line disturbance rejection, transient response, oulput impedance, etc. A block diagram of a typical system is illustrated in Fig. 12.12, containing an inner current programmed controller, with an outer voltage feedback loop.

To design the outer voltage feedback loop, an ac equivalent circuit model of the switching converter operating in the current programmed mode is needed. In Chapter 7, averaging was employed to develop small-signal ac equivalent circuit motels for converters operating with duty ratio control. These models prodict the circuit behavior in terms of variations $d$ in the duty cycle. If we could find the relationship between the control signal $i_{i}(t)$ and the duty cycle $d(t)$ for the current programmed controller, then we could adapt the models of Chapter 7 , to apply to the current programmed mode as well. In general, the duty cycle depends not only on $i(t)$, but also on the converter voltages and currents; hence, the current programmed controller incorporates mulitiple effective feedback loops as indicated in Fig. 12.12.


Fig. 12.12 Block diagram of a converter system incomporating current programmed control.
In this section, the averaging approach is extended, as described above, to treat current programmed converters. A simple first-order approximation is employed, in which it is assumed that the current programmed controller operates ideally, and hence causes the average inductor current $\left\langle i_{L}(t)\right\rangle_{t_{s}}$ to be identical to the control $i(t)$. This approximation is justified whenever the inductor current ripple and artificial ramp have negligible magnitudes. The inductor current then is no longer an independent state of the system, and no longer contributes a pole to the converter small-signal transfer functions.

This first-order model is derived in Section 12.2.1, using a simple algebraic approach. In Section 12.2.2, a simple physical interpretation is obtained via the averaged switch modeling technique. A more accurate, but more complicated, model is described in Section 12.3.

### 12.2.1 Sinple Model via Algebraic Approach: Buck-Boost Example

The power stage of a simple buck-boost converter operating in the continuous conduction mode is illustrated in Fig. 12.13(a), and its inductor curent waveform is given in Fig. 12.13(b). The small-signal averaged equations for this converter, under duty cyele control, were derived in Section 7.2. The result, Eq. (7.43), is reproduced below:

$$
\begin{align*}
& L \frac{d \hat{i}_{L}(t)}{d t}=D \hat{v}_{R}(t)+D \hat{v}(t)+\left(v_{g}-V\right) \hat{d}(t) \\
& C \frac{d \hat{\imath}(t)}{d t}=-D t_{t}-\frac{\hat{\hat{v}^{\prime}}(t)}{R}+I_{L} \hat{d}(t)  \tag{12,30}\\
& \hat{i}_{g}(t)=D \hat{i}_{L}^{\prime}+I_{L} \hat{d}(t)
\end{align*}
$$

The Laplace transforms of these equations, with initial conditions set to zero, are


Fig. 12.13 Buck-boost converter example: (a) power stage, (b) inductor current waveform.

$$
\begin{align*}
s L \hat{i}_{L}(s) & =D \hat{v}_{g}(s)+D \hat{b}(s)+\left(V_{g}-v\right) d(s) \\
s C \hat{k}(s) & =-D \hat{i_{L}}(s)-\frac{\hat{v}(s)}{R}+I_{L} d(s)  \tag{12.31}\\
\hat{i}_{R}(s) & =D \hat{i}_{L}(s)+I_{L} \hat{d}(s)
\end{align*}
$$

We now make the assumption that the inductor current $\hat{t}_{i}(s)$ is iderutical to the programmed control current $i_{c}(s)$. This is valid to the extent that the controller is stable, and that the magnitudes of the inductor current ripple and artificial ranp waveform are sufficiently small:

$$
\begin{equation*}
\hat{i}_{L}(s)=\hat{i}_{c}(s) \tag{12.32}
\end{equation*}
$$

This approximation, in conjunction with the inductor current equation of (12.31), can now be used to find the relationship between the control cunent $\hat{i}(s)$ and the duty cycle $\hat{d}(s)$, as follows:

$$
\begin{equation*}
s L_{s}^{*}(s)=D \hat{p}_{s}(s)+D^{\prime} \hat{p}(s)+\left(V_{g}-V\right) \hat{d}(s) \tag{12.33}
\end{equation*}
$$

Solution for $\hat{d}(s)$ yields

$$
\begin{equation*}
\hat{d}(s)=\frac{s \hat{L}_{c}(s)-D \hat{D}(s)-D^{\prime} \hat{\nu}(s)}{\left(V_{k}-V\right)} \tag{12.34}
\end{equation*}
$$

This small-signal expression describes how the current programmed controller varies the duty cycle, in response to a given control input vatiation $\hat{i}(s)$. It can be seen that $\hat{d}(s)$ depends not only on $\hat{i}(s)$, but also on the converter oulput volage and input voluge variations. Equation (12.34) can now be substituted into the second and third lines of $\mathrm{Eq} .(12.31)$, thereby eliminating $d(s)$. One obtains
(a)

(b)


Fig. 12.14 Construction of CPM CCM buck-boost converter equivalent circuit: (a) input port model, comesponding to Eq. (12.38); (b) output port model, cortesponding to Eq. (12.37).

$$
\begin{align*}
& s C \hat{v}(s)=-D \hat{i}_{c}^{\prime}(s)-\frac{\hat{M}(s)}{R}+I_{L} \frac{s L \hat{i}_{c}(s)-D \hat{V}_{g}(s)-D \hat{v}(s)}{\left(V_{g}-V\right)}  \tag{12.35}\\
& \hat{i}_{g}(s)=D \hat{i}_{c}(s)+I_{L} \frac{s L \hat{i}(s)-D \hat{v}_{g}(s)-D \hat{b}(s)}{\left(V_{g}-V\right)}
\end{align*}
$$

These cquations can be simplified by collecting terms, and by use of the steady-state relationships

$$
\begin{align*}
V & =-\frac{D}{D} V_{g}  \tag{12.36}\\
I_{L} & =-\frac{V}{D R}=\frac{D}{D^{\prime 2} R} V_{k}
\end{align*}
$$

Equation (12.35) then becomes

$$
\begin{gather*}
s C \hat{D}(s)=\left(\frac{s L D}{D R}-D^{\prime}\right) \hat{i}_{c}(s)-\left(\frac{D}{R}+\frac{1}{R}\right) \hat{v}(s)-\left(\frac{D^{2}}{D R}\right) \hat{v}_{s}(s)  \tag{12.37}\\
\hat{i}_{s}(s)=\left(\frac{s L D}{D R}+D\right) \hat{i}_{G}(s)-\left(\frac{D}{R}\right) \hat{\rho}(s)-\left(\frac{D^{2}}{D R}\right) \hat{l}_{s}(s) \tag{12.38}
\end{gather*}
$$

These are the basic ac small-signal equations for the simplified first-order model of the current-programmed buck-boost converter. These equations can now be used to construct small-signal ac circuit models that represent the behavior of the converter input and output ports. In Eq. (12.37), the quantity $s C \hat{v}(s)$ is the output capacitor current. The $i_{c}(s)$ tern is represented in Fig. 12.14(b) by an independent


Fig. 12.15 Two-port equivalent circuit used to model the curcent-programmed CCM buck, boost, and buck-boost converters.
current source, while the $\hat{v}_{g}(s)$ term is represented by a dependent curtent source. $\hat{v}(s) / R$ is the current through the load resistor, and $\hat{V}(s) D / R$ is the current through an effective ac resistor of value $R / D$.

Equation ( 12.38 ) describes the current $\hat{f}_{g}(s)$ drawn by the converter input port, out of the source $\hat{v}_{s}(s)$. The $\hat{t}_{r}(s)$ term is again represented in Fig. 12.14(a) by an independent current source, and the $\hat{\nu}(s)$ term is represented by a dependent cument source. The quantity $-\hat{v}_{g}(s) D^{2} / D^{\prime} R$ is modeled by an effective ac resistor having the negative value - $D^{\prime} R / D^{2}$.

Figures 12.14 (a) and (b) can now be combined into the small-signal two-port model of Fig. 12.15. The current programmed buck and boost converters can also be modeled by a two-port equivalent circuit, of the same form. Table 12.1 lists the model parameters for the basic buck, boost, and buck-boost converters.

The two-port equivalent circuit can now be solved, to find the converter transfer functions and output impedance. The control-to-oulput transfer function is found by setting $v_{g}$ to zero. Solution for the output voltage then leads to the transfer function $G_{w}(s)$ :

$$
\begin{equation*}
G_{v c}(s)=\left.\frac{\hat{C}(s)}{i_{C}(s)}\right|_{\hat{r}_{g}=0}=f_{2}\left(r_{2}\|R\| \frac{1}{s C}\right) \tag{12.39}
\end{equation*}
$$

Substitution of the model paramelers for the buck-boost converter yields

$$
\begin{equation*}
G_{v c}(s)=-R \frac{D^{\prime}}{1+D} \frac{\left(1-s \frac{D L}{D^{2} R}\right)}{\left(1+s \frac{R C}{1+D}\right)} \tag{12,40}
\end{equation*}
$$

Table 12.1 Curent programmed mode small-signal equivalent circuit parameters, simple nodel

| Converter | $\xi_{1}$ | $f_{1}$ | $r_{1}$ | $g_{2}$ | $f_{2}$ | $r_{2}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Buck | $\frac{D}{R}$ | $D\left(1+\frac{s L}{R}\right)$ | $-\frac{R}{D^{2}}$ | 0 | 1 | $\infty$ |
| Boost | 0 | 1 | $\infty$ | $\frac{D^{\prime} R}{D}\left(1-\frac{s L}{D^{2} R}\right)$ | $R$ |  |
| Buck-boost | $-\frac{D}{R}$ | $D\left(1+\frac{s L}{D R}\right)$ | $-\frac{D^{\prime} R}{D^{2}}$ | $-\frac{D^{2}}{D^{\top} i}$ | $-D^{\prime}\left(1-\frac{s D L}{D^{2} R}\right)$ | $\frac{R}{D}$ |

It can be seen that this transfer function contains only one pole; the pole due to the inductor has been lost. The de gain is now directly dependent on the load resistance $R$. In addition, the transfer function contains a right half-plane zero whose conner frequency is unchanged from the duty-cycle-controlled case. In general, introduction of current programming alters the transfer function poles and de gain, but not the zeroes.

The line-to-output transfer function $G_{v g}(s)$ is found by setting the control input $i_{c}$ to zero, and then solving for the output voltage. The result is

$$
\begin{equation*}
G_{v g}(s)=\left.\frac{\hat{v}(s)}{\hat{\delta}_{g}(s)}\right|_{i_{c}=0}=g_{2}\left(r_{2}\|R\| \frac{1}{s C}\right) \tag{12.41}
\end{equation*}
$$

Substitution of the parameters for the buck-boost converter leads to

$$
\begin{equation*}
G_{\mathrm{rg}}(\mathrm{~s})=-\frac{D^{2}}{1-D^{2}} \frac{1}{\left(1+s \frac{R C}{1+D}\right)} \tag{12.42}
\end{equation*}
$$

Again, the inductor pole is lost. The output impedance is

$$
\begin{equation*}
Z_{\text {out }}(s)=r_{z}\|R\| \frac{1}{s C} \tag{12.43}
\end{equation*}
$$

For the buck-boost converter, one obtains

$$
\begin{equation*}
Z_{v u l}(s)=\frac{R}{1+D} \frac{1}{\left(1+s \frac{R C}{1+D}\right)} \tag{12.44}
\end{equation*}
$$

### 12.2.2 Averaged Switch Modeling

Additional physical insight into the properties of current programmed converters can be obtained by use of the averaged switch modeling approach developed in Section 7.4. Consider the buck converter of Fig. 12.16. We can define the terminal voltages and currents of the switch network as shown. When the buck converter operates in the continuous conduction mode, the switch network average terminal waveforms are related as follows:


Fig. 12.16 Averaged switch modeling of a curtent-programmed converter: CCM buck example.

$$
\begin{align*}
& \left\langle v_{s}(t)\right\rangle_{T_{s}}=d(t)\left\langle v_{1}(t\rangle_{T_{s}}\right.  \tag{12.45}\\
& \left\langle i_{1}(t)\right\rangle_{T_{s}}=d(t)\left\langle i_{2}(t)\right\rangle_{T_{s}}
\end{align*}
$$

We again invoke the approximation in which the inductor current exactiy follows the control current. In terms of the switch network terminal current $i_{2}$, we can therefore write

$$
\begin{equation*}
\left\langle i_{2}(t)\right\rangle_{T_{s}}=\langle i(t)\rangle_{T_{s}} \tag{12.46}
\end{equation*}
$$

The duty cycle $d(t)$ can now be eliminated from Eq. (12.45), as follows:

$$
\begin{equation*}
\left\langle i_{1}(t)\right\rangle_{T_{s}}=d(t)\left\langle i_{c}(t)\right\rangle_{T_{s}}=\frac{\left\langle v_{2}(t)\right\rangle_{T_{s}}}{\left\langle v_{1}(t)\right\rangle_{T_{s}}}\left\langle i_{s}(t)\right\rangle_{T_{s}} \tag{12.47}
\end{equation*}
$$

This equation can be writen in the alternative form

$$
\begin{equation*}
\left\langle i_{1}(t)\right\rangle_{T_{s}}\left\langle v_{1}(t)\right\rangle_{T_{s}}=\left\langle i_{c}(t)\right\rangle_{T_{s}}\left\langle v_{2}(t)\right\rangle_{T_{s}}=\langle p(t)\rangle_{T_{s}} \tag{1248}
\end{equation*}
$$

Equations (12.46) and (12.48) are the desired result, which describes the average terminal relations of the CCM current-programmed buck switch network. Equation (12.46) states that the average terminal current $\left\langle i_{2}(t)\right\rangle_{T_{i}}$ is equal to the control current $\left\langle i_{c}(t)\right\rangle_{T_{5}}$. Equation (12.48) states that the input port of the switch network consumes average power $\langle p(t)\rangle_{T_{s}}$, equal to the average power flowing out of the switch output port. The averaged equivalent circuit of Fig. 12.17 is obtained.

Figure 12.17 describes the behavior of the current programmed buck converter switch network, in a simple and straightforward manner. The swith network output port behaves as a current source of value $\left\langle i_{\mathrm{c}}(t)\right\rangle_{T_{s}}$. The input port follows a power sink characteristic, drawing power from the source $v_{s}$ equal to the power supplied by the $i_{d}$ current source. Properties of the power source and power sink element; are described in Chaplers 11 and 18.

Similar arguments lead to the averaged switch models of the current programmed boost and buck-boost converters, illustrated in Fig. 12.18. In both cases, the switch network averaged terminal waveforms can be represented by a current source of value $\langle i(t)\rangle_{T}$, in conjunction with a dependent power source or power sink.

A small-signal ac model of the cunent-programmed buck converter can now be constructed by perturbation and linearization of the switch network averaged terminal waveforms. Let


Fig. 12.17 Averaged model of CPM buck converter.
(a)

(b)


Fig. 12.18 Averaged models of CPM boost (a) and CPM buck-boost (b) converters, derived via averaged swith modeling.

$$
\begin{align*}
& \left\langle v_{1}(t)\right\rangle_{T_{s}}=V_{1}+\hat{i}_{1}(t) \\
& \left\langle i_{1}(t)\right\rangle_{T_{s}}=I_{1}+i_{1}(t) \\
& \left\langle\mathrm{v}_{2}(t)\right\rangle_{T_{s}}=V_{2}+\hat{z}_{2}(t)  \tag{12.49}\\
& \left\langle i_{2}(t)\right\rangle_{T_{s}}=i_{2}+i_{2}(t) \\
& \left\langle i_{c}(t)\right\rangle_{T_{s}}=i_{c}+i_{c}(t)
\end{align*}
$$

Perturbation and lincarization of the $\left\langle i_{c}(t)\right\rangle_{r_{i}}$ current source of Fig. 12.17 simply leads to a current source of valne $\hat{i}(i)$. Perturbation of the power source characteristic, Eq. (12.48), leads to

$$
\begin{equation*}
\left(v_{1}+\hat{v}_{1}(t)\right]\left[I_{1}+\hat{i}_{1}(t)\right]=\left[I_{\mathrm{r}}+\hat{i}_{2}(t)\right]\left(V_{2}+\hat{v}_{2}(n)\right. \tag{12.50}
\end{equation*}
$$

Upon equating the de terms on both sides of this equation, we obtain

$$
\begin{equation*}
V_{1} I_{1}=I_{t} V_{2} \Rightarrow I_{1}=D I_{c} \tag{12.51}
\end{equation*}
$$

The linear small-signal ac terms of Eq. (12.50) are


Fig. 12.19 Small-signal model of the CCM CPM buck converter, derived by perturbation and linearization of the switch network in Fig. 12.17.

$$
\begin{equation*}
\hat{v}_{1}(f) I_{1}+V_{1} \hat{f}_{1}(t)=\hat{i}_{d}(r) V_{2}+I_{c} \hat{v}_{2}(t) \tag{12.52}
\end{equation*}
$$

Solution for the small-signal switch network inpur curtent $\hat{i}_{1}(t)$ yields

$$
\begin{equation*}
\hat{i}_{1}(t)=i_{c}(t) \frac{V_{2}}{V_{1}}+\hat{v}_{2}(t) \frac{I_{\mathrm{E}}}{V_{1}}-\hat{V}_{1}(t) \frac{I_{1}}{V_{1}} \tag{12.53}
\end{equation*}
$$

The small-signal ac model of Fig. 12.19 can now be constructed. The switch network outpul port is again a current source, of value $\hat{i}_{c}(b)$. The switch network input port model is obtained by linearization of the power sink characteristic, as given by Eq. (12.53). The input port current $\hat{i}_{1}(t)$ is composed of three ternis. The $\hat{i}_{c}(t)$ term is modeled by an independent current source, the $\hat{v}_{2}(b)$ term is modeled by a dependent curtent source, and the $\hat{v}_{1}(t)$ term is modeled by an effective ac resistor having the negative value - $V_{l} I_{l}$. As illustrated in Fig. 12.20, this incremental resistance is determined by the slope of the power sink input port characteristic, evaluated at the quiescent operating point. The power sink leads to a negative incremental resistance because an increase in $\left\langle v_{1}(t)\right\rangle_{T_{s}}$ causes a decrease in $\left\langle i_{1}(t)\right\rangle_{t_{5}}$, such that constant $\langle p(t)\rangle_{T_{3}}^{3}$ is maintained.

The equivalent circuit of Fig. 12.19 can now be simplified by use of the de relations $V_{2}=D V_{1}$,


Fig. 12.20 Origin of the input port negative incremental resistance $r_{1}$ : the slope of the power sink characteristic, evaluated at the quiescent operaling point. $I_{2}=V_{2} / R, I_{1}=D I_{2}, I_{2}=I_{c}$. Equation (12.53) then becomes

$$
\begin{equation*}
\hat{i}_{1}(t)=D i_{i}^{\prime}(t)+\frac{D}{R} \hat{v}_{2}(t)-\frac{D^{ \pm}}{R} \hat{v}_{i}(t) \tag{12.54}
\end{equation*}
$$

Finally, we can eliminate the quantities $\hat{v}_{1}$ and $\hat{\nu}_{2}$ in favor of the converter terminal voltages $\hat{v}_{\boldsymbol{e}}$ and $\hat{v}$, as follows. The quatitity $\hat{v}_{1}$ is simply equal to $\hat{v}_{g}$. The quantity $\hat{v}_{2}$ is equal to the output voltage $\hat{p}$ plus the voltage across the inductor, $s L i \hat{i}(s)$. Hence,


Fig. 12.21 Simplification of the CPM buck converter model of Fig. 12.19, with dependent source expressed in terms of the output voltage variations.

$$
\begin{equation*}
\hat{v}_{2}(s)=\hat{n}(s)+s L \hat{i}(s) \tag{12.55}
\end{equation*}
$$

With these substitutions, Eq. (12.54) becomes

$$
\begin{equation*}
\hat{i}_{1}(s)=D\left(1+s \frac{L}{R}\right) \hat{i}_{s}(s)+\frac{D}{R} \hat{k}(s)-\frac{D^{2}}{R} \hat{v}_{s}(s) \tag{12.56}
\end{equation*}
$$

The equivalent circuit of Fig. 12.21 is now obtained. It can be verified that this equivalent circuit coincides with the model of Fig. 12.15 and the buck converter parameters of Table 12.1.

The approximate small-signal properties of the curtent programmed buck converter can now be explained. Since the inductor is in series with the current source $\hat{i}_{c}$, the inductor does not contribute to the control-to-output transfer function. The control-to-output transfer function is determined simply by the relation

$$
\begin{equation*}
G_{v C}(s)=\left.\frac{\hat{v}(s)}{\hat{i}_{d}(s)}\right|_{\hat{v}_{\mathbb{B}}=0}=\left(R \| \frac{1}{s C}\right) \tag{12.57}
\end{equation*}
$$

So current programming transforms the output characteristic of the buck converter into a current source. The power sink input characteristic of the cument programmed buck converter leads to a negative incremental input resistance, as described above. Finally, Fig. 12.21 predicts that the buck converter line-tooutput transfer function is zero:

$$
\begin{equation*}
G_{v g}(s)=\left.\frac{\hat{p_{s}}(s)}{\hat{v}_{g}(s)}\right|_{i_{c}=0}=0 \tag{12.58}
\end{equation*}
$$

Disturbances in $v_{t}$ do not influence the output voltage, since the inductor current depends only on $i_{c}$. The current programmed controller adjusts the duty cycle as necessary to maintain constant inductor current, regardless of variations in $v_{g}$. The more accurate models of Section 12.3 predict that $G_{r g}(s)$ is not zero, but is nonetheless small in magnitude.

Similar arguments lead to the boost converter small-signal equivalent circuit of Fig. 12.22. Derivation of this equivalent circuit is left as a homework problem. In the case of the boost converter, the switch network input port behaves as a current source, of value $i_{c}$, while the output port is a dependent power source, equal to the power apparently consumed by the current source $i_{c}$. In the small-signal model, the current source $\hat{t}_{\mathrm{r}}$ appears in series with the inductor $L$, and hence the conventer transfer functions cannot contain poles arising from the inductor. The switch network power source output characteristic leads to an ac resistance of value $r_{2}=R$. The line-to-output transfer function $G_{w g}(s)$ is nonzero in the


Fig. 12.22 Small-signal model of the CCM CPM boost converter, derived via averaged switch modeling and the approximation $i_{L}=i_{c}$
boost converter, since the magnitude of the power source depends directly on the value of $v_{k}$. The con-trol-to-output transfer function $G_{n}(s)$ contains a right half-plane zero, identical to the right half-plane zero of the duty-cycle-controlled boost converter.

### 12.3 A MORE ACCURATE MODEL

The simple models discussed in the previous section yield much insight into the low-frequency behavior of current-programmed converters. Unfortunately, they do not always describe everything that we need to know. For example, the simple model of the buck converter predicts that the line-to-output transfer function $G_{r y}(s)$ is zero. While it is true that this transfer function is usually smail in magnitude, the transfer function is not equal to zero. To predict the effect of input voltage disturbances on the output voltage, we need to compute the actual $G_{y,}(s)$.

In this section, a more accurate analysis is performed which does net rely on the approximation $\left\langle i_{i}(0\rangle_{T_{T}} \approx i_{C}(t)\right.$. The analytical approach of [5,6] is combined with the controller model of [7]. A functional block diagram of the current programmed controller is constructed, which accounts for the presence of the artificial ramp and for the inductor curent ripple. This block diagram is appended to the averaged converter models derived in Chapter 7, leading to a complete converter CPM model. Models for the CPM buck, boost, and buck-boost converters are listed, and the buck converter model is analyzed in detail.

### 12.3.1 Current Progranmed Controller Model

Rather than using the approximation $\left\langle i_{L}(t)\right\rangle_{T_{T}}=\left\langle i_{G}(t)\right\rangle_{T_{T}}$, let us derive a more accurate expression relating the average inductor current $\left\langle i_{\mathrm{L}}(t)\right\rangle_{T_{\mathrm{s}}}$ to the control input $i_{\mathrm{c}}(t)$. The inductor current waveform is illustrated in Fig. 12.23. It can be seen that the peak value of $i_{J}(t)$ differs from $i_{c}(t)$, by the magnitude of the artificial ramp waveform at time $t=d T_{s}$, that is, by $m_{a} d T_{s}$. The peak and average values of the inductor current waveform differ by the average value of the inductor curnent ripple. Under transicnt conditions, in which $i_{L}(0)$ is not equal to $i_{L}\left(T_{S}\right)$, the magnitudes of the inductor current ripples during the $d T_{s}$ and $d T_{s}$ subintervals are $m_{1} d T / 2$ and $m_{2} d T / 2$, respectively. Hence, the average value of the inductor current ripple is $d\left(m_{1} d T_{s} / 2\right)+d^{\prime}\left(m_{2} d T_{s} / 2\right)$. We can express the average inductor current as

$$
\begin{align*}
\left\langle i_{L}(t)\right\rangle_{T_{s}} & =\left\langle i_{c}(t)\right\rangle_{r_{s}}-m_{s} d T_{s}-d^{d} \frac{m_{1} d T_{s}}{2}-d^{\prime} \frac{m_{2} d T_{s}}{2}  \tag{12.59}\\
& =\left\langle i_{s}(t)\right\rangle_{r_{s}}-m_{s} d T_{s}-m_{1} \frac{d^{2} T_{s}}{2}-m_{s} \frac{d^{2} T_{s}}{2}
\end{align*}
$$

Fig. 12.23 Accurate detcrmination of the relationship between the average inductor current $\left\langle i_{L}(t)\right\rangle_{T_{r}}$ and $i_{\sigma}$.


This is the more accurate relationship which is employed in this section.
A small-signal current programmed controller model is found by perturbation and linearization of Eq. (12.59). Let

$$
\begin{align*}
\left\langle i_{L}(t)\right\rangle_{r_{s}} & =I_{L}+\hat{i}_{L}(t) \\
\left\langle i_{c}(t)\right\rangle_{T_{s}} & =I_{c}+\hat{i}_{c}(t) \\
d(t) & =D+\hat{d}(t)  \tag{12.60}\\
m_{1}(t) & =M_{1}+\hat{m}_{1}(t) \\
m_{2}(t) & =M_{2}+\hat{m}_{y}(t)
\end{align*}
$$

Note that it is necessary to perturb the slopes $m_{1}$ and $m_{2}$, since the inductor current slope depends on the converter voltages according to Eq. (12.1). For the basic buck, boost, and buck-boost converters, the slope variations are given by

Buck converter

$$
\hat{m}_{J}=\frac{\hat{v}_{\mathrm{g}}-\hat{v}}{L} \quad \hat{m}_{2}=\frac{\hat{v}}{L}
$$

Boost converter

$$
\begin{equation*}
\hat{m}_{1}=\frac{\hat{v}_{s}}{L} \quad \hat{m}_{2}=\frac{\hat{v}-\hat{v}_{g}}{\hat{L}} \tag{12.61}
\end{equation*}
$$

Buck-boost convelter

$$
\hat{m}_{1}=\frac{\hat{p}_{g}}{L} \quad \hat{m}_{2}=-\frac{\hat{E}}{L}
$$

It is assumed that $m_{u}$ does not vary: $\hat{m}_{u}=M_{a}$. Substitution of Eq. (12.60) into Eq. (f2.59) leads to

The first-order ac terms are

$$
\begin{equation*}
f_{L}(t)=\hat{i}(t)-\left(M_{a} T_{s}+D M_{1} T_{3}-D M_{2} T_{s}\right) \hat{d}(t)-\frac{D^{3} T_{s}}{2} \hat{m}_{( }(t)-\frac{D^{3} T_{s}}{2} \hat{m}_{2}(t) \tag{12.63}
\end{equation*}
$$

With use of the equilibrium relationship $D M_{1}=D^{\prime} M_{2}$, Eq. (12.63) can be further simplified:

Table 12.2 Cerrent programmed controller gains for basic converters

| Converter | $F_{s}$ | $F_{\nu}$ |
| :---: | :---: | :---: |
| Buck | $\frac{D^{2} T_{s}}{2 L}$ | $\frac{(1-2 D) T_{s}}{2 L}$ |
| Boost | $\frac{(2 D-1) T_{s}}{2 L}$ | $\frac{D^{\prime 3} T_{s}}{2 L}$ |
| Buck-boost | $\frac{D^{2} T_{s}}{2 L}$ | $-\frac{D^{1} T_{s}}{2 L}$ |

$$
\begin{equation*}
\hat{i}_{U}(t)=\hat{i}_{c}(t)-M_{u} T_{s} d(t)-\frac{D^{2} T_{s}}{2} \hat{m}_{1}(t)-\frac{D^{2} T_{s}}{2} \hat{m}_{2}(t) \tag{12.64}
\end{equation*}
$$

Finally, solution for $d(t)$ yields

$$
\begin{equation*}
\hat{d}(t)=\frac{1}{M_{u} T_{s}}\left[\hat{i}_{( }(t)-\hat{l}_{t}(t)-\frac{D^{2} T_{s}}{2} \hat{m}_{1}(t)-\frac{D^{2} T_{s}}{2} \hat{m}_{2}(t)\right] \tag{12.65}
\end{equation*}
$$

This is the actual relationship that the current programmed controller follows, to determine $\hat{d}(f)$ as a function of $\hat{i}_{c}(t), \hat{i}_{L}(t), \hat{m}_{1}(t)$, and $\hat{m}_{2}(t)$. Since the quantilies $\hat{m}_{1}(t)$, and $\hat{m}_{2}(t)$ depend on $\hat{v}_{s}(t)$ and $\hat{v}(t)$, according to Eq. (12.61), we can express Eq. (12.65) in the following form:

$$
\begin{equation*}
\hat{d}(t)=F_{m}\left[\hat{i}_{s}(t)-\hat{i}_{L}(t)-F_{g} \hat{v}_{g}(t)-F_{p} \hat{t}(t)\right] \tag{12.66}
\end{equation*}
$$

where $F_{\mathrm{m}}=1 / M_{a} T_{s^{\prime}}$ Expressions for the gains $F_{\mathrm{g}}$ and $F_{4,}$ for the basic buck, boost, and buck-boost converters, are listed in Table 12.2. A functional block diagram of the current programmed controller, cortesponding to Ey. (12.66), is constructed in Fig. 12.24.

Current programmed converter models can now be obtained, by combining the controller block

Fig. 12.24 Functional block diagram of the current programmed contioller:

diagram of Fig. 12.24 with the averaged conventer models derived in Chapter 7 . Figure 12.25 illustrates the CPM converter models obtained by combination of Fig. 12.24 with the buck, boost, and buck-boost models of Fig. 7.17. For each converter, the current programmed controller contains effective feedback of the inductor current $\hat{i}_{l}(f)$ and the cutput voltage $\hat{( }(0)$, as well as effective feedforward of the input voltage $\dot{v}_{n}(t)$.

### 12.3.2 Solution of the CPM Transfer Functions

Next, let us solve the models of Fig. 12.25, to determine more accurate expressions for the control-tooutput and line-to-oulput transfer functions of current-programmed buck, boost, and buck-boost converters. As discussed in Chapter 8, the converter output voltage $\hat{v}$ can be expressed as a function of the dutycycle $\hat{d}$ and input voltage $\hat{\boldsymbol{p}}_{z}$ variations, using the transfer functions $G_{v d}(s)$ and $G_{r g}(s)$ :

$$
\begin{equation*}
\hat{u}(s)=C_{v z}(s) \hat{d}(s)+C_{v g}(s) \hat{v}_{g}(s) \tag{12.67}
\end{equation*}
$$

In a similar manner, the inductor current variation $\hat{i}$ can be expressed as a function of the duty-cycle $\hat{d}$ and input voltage $\hat{v}_{z}$ variations, by defiming the transfer functions $G_{i d}(s)$ and $G_{i g}(s)$ :

$$
\begin{equation*}
\hat{i}_{i}(s)=G_{i d}(v) d(s)+G_{i g}(s) \hat{v}_{g}(s) \tag{12.68}
\end{equation*}
$$

where the transfer functions $G_{i d}(s)$ and $G_{i g}(s)$ are given by:
(a) Buck


Fig. 12.25 More accurate models of cunent-programmed converters: (a) buck, (b) boost, (c) buck-boost.


Fig. 12.25 Continued


Fig. 12.26 Block diagram that models the curent-programmed converters of Fig. 12.25.

$$
\begin{align*}
& G_{i d}(s)=\left.\frac{f_{d}(s)}{d(s)}\right|_{\tilde{i}_{g}(s)=0}  \tag{12.69}\\
& G_{j k}(s)=\left.\frac{\hat{i}_{p}(s)}{\hat{v}_{s}(s)}\right|_{\dot{d}(s)=0}
\end{align*}
$$

Figure 12.26 illustrates replacement of the converter circuit models of Fig. 12.25 with block diagrams that comespond to Eqs. (12.67) and (12.68).

The control-to-output and line-to-output transfer functions can now be found, by manipulation of the block diagram of Fig. 12.26, or by algebraic elimination of $\hat{d}$ and $i_{i}$ from Eqs. (12.66), (12.67), and (12.68), and solution for $\hat{\boldsymbol{v}}$. Substitution of Eq. (12.68) into Eq. (12.66) and solution for $\dot{d}$ leads to

$$
\begin{equation*}
\hat{d}=\frac{F_{v i}}{\left(1+F_{s t} G_{i d}\right)}\left|\hat{i}_{c}-\left(G_{i \xi}+F_{s}\right) \hat{v}_{s}-F_{v} \hat{v}\right| \tag{12.70}
\end{equation*}
$$

By substituting this expression into Eq. ( 12.67 ), one obtains

$$
\begin{equation*}
\left.\hat{v}=\frac{F_{v p} G_{v i}}{\left(1+F_{v,} G_{i d}\right)} i_{i}-\left(G_{i g}+F_{g}\right) \hat{v}_{g}-F_{v} \hat{p}\right]+G_{v g} \hat{p}_{p} \tag{12.71}
\end{equation*}
$$

Solution of this equation for 0 leads to the desired result:

$$
\begin{equation*}
\hat{v}=\frac{F_{m} G_{v d}}{1+F_{m,}\left[G_{i d}+F_{v} G_{v s}\right)} \hat{c}_{c}+\frac{G_{v z}-F_{v r} F_{r} G_{v i t}+F_{m m}\left(G_{v k} G_{i d}-G_{i n} G_{v d}\right)}{1+F_{v m}\left(G_{v d}+F_{v} G_{v s}\right)} \hat{v}_{s} \tag{12.72}
\end{equation*}
$$

Therefore, the current-programmed control-to-output transfer function is

The current-programmed line-to-ontput transfer function is

Equations (12.73) and (12.74) are general expressions for the important transfer functions of singleinductor current-programmed converters operating in the continuous conduction mode.

### 12.3.3 Discussion

The controller model of Eq. (12.66) and Fig. 12.24 accounts for the differences between $i_{L}$ and $i_{c}$ that arise by two mechanisms: the inductor current ripple and the artiticial ramp. The inductor current ripple causes the peak and average values of the inductor current to differ; this leads to a deviation between the average inductor corrent and $i_{c}$. Since the magnitude of the inductor curtent ripple is a function of the converter input and capacitor voltages, this mechanism introduces $\hat{i}_{g}$ and $\hat{v}$ dependencies into the controiler small-signal block diagram. Thus, the $F_{q}$ and $F_{v}$ gain blocks of Fig. 12.24 model the smald-signal effects of the inductor curtent ripple. For operation deep in continuous conduction mode ( $2 L / R T_{s} \geqslant 1$ ), the inductor current ripple is small. The $F_{g}$ and $F_{v}$ gain blocks can then be ignored, and the inductor current ripple has negligible effect on the curtent programmed controller gain.

The artificial ramp also causes the average inductor current to differ from $i_{6}$. This is modeled by the gain block $F_{\mathrm{t}, \mathrm{\prime}}$, which depends inversely on the artificial ramp slope $M_{a}$. With no artificial ramp, $M_{u}=0$ and $F_{m}$ tends to infinity. The curtent-programmed control systems of Fig. 12.25 then effectively have infinite loop gain. Since the duty cycle $\hat{d}$ is finite, the signal at the input to the $F_{m}$ block ( $\hat{d} / F_{\text {tif }}$ ) must tend to zero. The block diagram then predicts that

$$
\begin{equation*}
\frac{d}{F_{\mathrm{r}}}=0=\hat{i}_{\mathrm{c}}-\hat{i}_{L}-F_{\mathrm{F}} \hat{\phi}_{\mathrm{F}}-F_{\mathrm{v}} \hat{v} \tag{12.75}
\end{equation*}
$$

In the case of negligible inductor curent ripple $\left(F_{z} \rightarrow 0\right.$ and $\left.F_{\nu}>0\right)$, this equation further reduces to

$$
\begin{equation*}
0=i_{c}-i_{L} \tag{12.76}
\end{equation*}
$$

This coincides with the simple approximation employed in Section 12.2. Hence, the transfer functions predicted in this section reduce to the results of Section 12.2 when there is no attificial ramp and negligible inductor cument ripple. In the limit when $F_{t r} \rightarrow \infty, F_{g} \rightarrow 0$, and $F_{v} \rightarrow 0$, the control-to-output transfer function (12.73) reduces to

$$
\begin{equation*}
\lim _{\substack{F_{i k} \rightarrow \infty \\ F_{v} \rightarrow 0 \\ F_{\mathrm{v}} \rightarrow 0}} G_{w}(s)=\frac{G_{v i}}{G_{i j}} \tag{12.77}
\end{equation*}
$$

and the line-to-output transfer function reduces to

$$
\begin{equation*}
\lim _{\substack{F_{i d} \rightarrow+\mathrm{ze} \\ F_{g} \rightarrow 0 \\ F_{v} \rightarrow 0}} G_{v z-c \mathrm{~cm},}(\rho)=\frac{G_{v g} G_{i d}-G_{i k} G_{v i}}{G_{i d}} \tag{12.78}
\end{equation*}
$$

It can be verified that Eqs. (12.77) and (12.78) are equivalent to the transfer functions derived in Section 12.2.

When an artificial ramp is present, then the gain $F_{\mathrm{m}}$ is reduced to a finite value. The current-programmed controller no longer perfectly regulates the inductor current $i_{i}$, and the terms on the right-hand side of Eq. (12.75) do not add to zero. In the extreme case of a very large artificial ramp (large $M_{a}$ and hence small $F_{\text {the }}$ ), the curnen-programmed controller degenerates to duty-cycle control. The attificial ramp and analog comparator of Fig. 12.8 then function as a pulse-width nodulator similar to Fig. 7.63, with small-signal gain $F_{m \mathrm{~m}}$. For small $F_{s \mathrm{~s}}$ and for $F_{\mathrm{k}} \rightarrow 0, F_{\mathrm{k}} \rightarrow 0$, the control-to-output transfer function (12.73) reduces to

$$
\begin{equation*}
\lim _{\substack{\operatorname{sim}_{\begin{subarray}{c}{i l} }}^{F_{v} \rightarrow 0}} \\
{F_{g} \rightarrow 0}\end{subarray}} G_{\mathrm{w}}(s)=F_{p r} G_{\mathrm{vd}}(s) \tag{12.79}
\end{equation*}
$$

which coincides with conventional duty cycle control. Likewise, Eq. (12.74) reduces to

$$
\begin{equation*}
\lim _{\substack{F_{m_{i}} \rightarrow \infty \\ F_{j} \rightarrow 0 \\ F_{v} \rightarrow 0}} G_{v-x m m}(s)=G_{\mathrm{ve}} \tag{12.80}
\end{equation*}
$$

which is the line-to-output transfer function for conventional duty cycle control.

### 12.3.4 Current-Programmed Transler Functions of the CCM Buck Converter

The control-to-ouppt transfer function $G_{v i}(s)$ and line-to-output transfer function $G_{v s}(s)$ of the CCM buck converter with dury cycle control are tabulated in Chapter 8, by analysis of the equivalent circuit model in Fig. 7.17(a). The results are:

$$
\begin{align*}
& G_{v d}(s)=\frac{V}{D} \frac{1}{d e n(s)}  \tag{1281}\\
& G_{x s}(s)=D \frac{1}{\operatorname{den}(s)} \tag{12.82}
\end{align*}
$$

where the denominator polynomial is

$$
\begin{equation*}
d e n(s)=1+s \frac{L}{R}+s^{2} L C \tag{12.83}
\end{equation*}
$$

The inductor current transfer functions $G_{i d}(s)$ and $G_{i g}(s)$ defined by Eqs. (12.68) and (12.69) are also found by solution of the equivalent circuit model in Fig. 7.17(a), with the following results:

$$
\begin{equation*}
G_{i d}(s)=\frac{V}{D R} \frac{(t+s R C)}{\operatorname{den}(s)} \tag{12.84}
\end{equation*}
$$

$$
\begin{equation*}
G_{i v}(s)=\frac{D}{R} \frac{\{1+s R C)}{d e n(s)} \tag{12.85}
\end{equation*}
$$

where dent(s) is again given by Eq. (12.83).
With no artificial ramp and negligible ripple, the control-to-output transfer function reduces to the ideal expression (12.77). Substilution of Eqs. (12.81) and (12.84) yields

$$
\begin{equation*}
\lim _{\substack{\mathrm{a} \rightarrow \infty \\ F_{y} \rightarrow 0 \\ F_{\mathrm{t}} \rightarrow 0}} G_{\mathrm{w}}(s)=\frac{G_{\mathrm{pd}}(s)}{G_{i d}(s)}=\frac{R}{1+s R C} \tag{12.86}
\end{equation*}
$$

Under the same conditions, the line-to-output transfer function reduces to the ideal expression (12.78). Substitution of Eqs. (12.81) to (12.85) leads to

$$
\begin{equation*}
\lim _{\substack{r_{\mathrm{w}} \rightarrow \infty \\ F_{s} \rightarrow 0 \\ F_{\mathrm{r}} \rightarrow 0}} G_{\mathrm{vy} \cdot \mathrm{cjpm}}(s)=\frac{G_{\mathrm{vg}}(s) G_{i, l}(s)-G_{\mathrm{ux}}(s) G_{i s}(s)}{G_{i, k}(s)}=0 \tag{12.87}
\end{equation*}
$$

Equations (12.86) and (12.87) coincide with the expressions derived in Section 12.2 for the CCM buck converter.

For arbitraty $F_{m}, F_{w}$, and $F_{,}$, the control-to-output transfer function is given by Eq. (12.73). Substitution of Eqs. (12.81) to (12.85) into Eq. (12.73) yields

$$
\begin{equation*}
G_{\mathrm{w}}(s)=\frac{F_{w} G_{v d}}{1+F_{w,[ }\left[G_{u d}+F_{v} G_{w i}\right]}=\frac{F_{m}\left(\frac{V}{D} \frac{1}{\operatorname{den}(s)}\right)}{1+F_{v j}\left[\left(\frac{V}{D R} \frac{1+\Delta R C}{d \operatorname{den}(s)}\right)+F_{u}\left(\frac{V}{D} \frac{1}{\operatorname{den}(s)}\right)\right]} \tag{12.88}
\end{equation*}
$$

Simplification leads to

$$
\begin{equation*}
G_{\mathrm{wr}}(s)=\frac{F_{\mathrm{m}} \frac{V}{D}}{d e n(s)+\frac{F_{m v} V}{D R}(1+s R C)+F_{m r} F_{v} \frac{V}{D}} \tag{12.89}
\end{equation*}
$$

Finally, the control-to-output transfer function can be written in the following normalized form:

$$
\begin{equation*}
G_{v c}(s)=\frac{G_{c 0}}{1+\frac{s}{Q_{c} \omega_{c}}+\left(\frac{s}{\omega_{c}}\right)^{2}} \tag{12.90}
\end{equation*}
$$

where

$$
\begin{gather*}
G_{c 0}=\frac{V}{D} \frac{F_{m}}{1+\frac{F_{\mathrm{up}} V_{m}}{D R}+\frac{F_{m}}{D} \overline{F_{V} V}}  \tag{12.91}\\
\omega_{c}=\frac{1}{\sqrt{L C}} \sqrt{1+\frac{F_{m} V}{D R}+\frac{F_{m} F_{v} V}{D}} \tag{12.92}
\end{gather*}
$$

$$
\begin{equation*}
Q_{s}=R \sqrt{\frac{C}{L}} \frac{\sqrt{1+\frac{F_{D}}{D R}+\frac{F_{m} F_{b} V}{D}}}{\left(1+\frac{R C F_{m} V}{D L}\right)} \tag{12.93}
\end{equation*}
$$

In the above equations, the salient features $G_{n \cdot p}$, $\omega_{c}$, and $Q_{c}$ are expressed as the duty-ralio-control value, multiplied by a factor that accounts for the effects of current-programmed control.

It can be seen from Eq. (12.93) that curtent programming tends to reduce the $Q$-factor of the poles. For large $F_{m^{*}} Q_{c}$ varies as $F_{m}{ }^{-1 / 2,}$, consequently, the poles become real and well-separated in magnitude. The low- $Q$ approximation of Section 8.1.7 then predicts that the low-frequency pole becomes

$$
\begin{equation*}
Q_{\mathrm{c}} \omega_{\mathrm{c}}=\frac{R}{L} \frac{\left(1+\frac{F_{D} V}{D R}+\frac{F_{w} F_{D} V}{D}\right.}{\left(1+\frac{R C C_{m} V}{D L}\right)} \tag{12.94}
\end{equation*}
$$

For large $F_{w}$ and small $F_{v}$, this expression can be further approximated as

$$
\begin{equation*}
Q_{V} \omega_{6}=\frac{1}{R C} \tag{12.95}
\end{equation*}
$$

which coincides with the low-frequency pole predicted by the simple model of Section 12.2. The low- $Q$ approximation also predicts that the high-frequency pole becomes

$$
\begin{equation*}
\frac{\omega_{c}}{Q_{c}}=\frac{1}{R C}\left(1+\frac{R C F_{w} V}{D L^{-}}\right) \tag{12.96}
\end{equation*}
$$

For large $F_{m}$, this expression can be further approximated as

$$
\begin{equation*}
\frac{\boldsymbol{\omega}_{\mathrm{s}}}{Q_{\mathrm{c}}}=\frac{F_{m} V}{D L}=f_{s} \frac{M_{2}}{D M_{n}} \tag{12.97}
\end{equation*}
$$

The high-frequency pole is typically predicted to lie ncar to or greater than the switching frequency $f_{s}$. It should be pointed out that the converter switching and modulator sampling processes lead to discretetime phenomena that affect the high-frequency behavior of the converter, and that are nol predicted by the continuous-time averaged analysis cmployed here. Hence, the averaged model is valid only at frequencies sufficiently less than one-half of the switching frequency.

For arbitraty $F_{m}, F_{w}$, and $F_{g^{*}}$ the current-programmed line-to-output transfer function $G_{v-c \mathrm{~cm}}(s)$ is given by Eq. (12.74). This equation is most easily evaluated by first finding the ideal transfer function, Eq. (12.78), and then using the result to simplify Eq. (12.74). In the case of the buck convener, Eq. (12.87) shows that the quantity $\left(G_{v g} G_{i d}-G_{v d} G_{i g}\right)$ is equal to zero. Hence, Eq. (12.74) becomes

Substitution of Eqs. (12.81) to (12.85) into Eq. (12.98) yields

$$
\begin{equation*}
G_{\mathrm{Vs} \cdot(\mathrm{pm}}(s)=\frac{\frac{D}{d \operatorname{den}(s)}-F_{\mathrm{m}} F_{;} \frac{V}{D} \frac{1}{d e n(s)}}{1+F_{m}\left(\frac{V}{D R} \frac{1+s R C}{\operatorname{den}(s)}+F_{\mathrm{v}} \frac{V}{D} \frac{1}{\operatorname{den}(s)}\right)} \tag{12.99}
\end{equation*}
$$

Simplification leads to

$$
\begin{equation*}
G_{v h \cdot c o w n}(s)=\frac{\left(D-F_{w z} F_{g} \frac{V}{D}\right)}{d e n(s)+\frac{F_{n}}{D R}(1+s R C)+F_{m} F_{v} \frac{V}{D}} \tag{12.100}
\end{equation*}
$$

Finally, the current-programmed line-to-output transfer function can be written in the following normalized form:

$$
\begin{equation*}
G_{y_{r}-c y n}(s)=\frac{G_{g \mid l}}{1+\frac{s}{Q_{c} \omega_{c}}+\left(\frac{s}{\omega_{c}}\right)^{2}} \tag{12.10l}
\end{equation*}
$$

where

$$
\begin{equation*}
G_{g 0}=D \frac{\left(1-\frac{F_{\mathrm{vr}} F_{g} V}{D^{2}}\right)}{\left(1+\frac{F_{\mathrm{n}} V}{D R}+\frac{F_{\mathrm{v}} F_{v} V}{D}\right)}=D \cdot \frac{\left(1-\frac{M_{2}}{2 M_{u}}\right)}{\left(1+\frac{F_{n} V}{D R}+\frac{F_{n r} F_{D} V}{D}\right)} \tag{12.102}
\end{equation*}
$$

The quantities $Q_{C}$ and $\omega_{c}$ are given by Eqs. (12.92) and (12.93).
Equation (12.102) shows how current programming reduces the de gain of the buck converter line-to-output transfer function. For duty cycle control $\left(F_{m} \rightarrow 0\right), G_{g 0}$ is equal to $D$. Nonzero values of $F_{m}$ reduce the numerator and increase the denominator of $\mathrm{Eq} .(12.102)$, which tends to reduce $G_{g 0}$. We have alteady seen that, in the ideal case ( $F_{m \mathrm{r}} \rightarrow \infty, F_{g} \rightarrow 0, F_{v} \rightarrow 0$ ), $G_{p 0}$ becomes zero. Equation (12.102) reveals that nonideal current-programmed buck converters can also exhibit sero $G_{k 0}$, if the artificial ramp slope $M_{a}$ is chosen equal to $0.5 M_{2}$. The curent programmed controller then prevents input line voltage variations from reaching the output. The mechanism that leads to this result is the effective feedforward of $v_{k^{*}}$ inherent in the current programmed controller via the $F_{g} \hat{v}_{g}$ term in Eq. (12.66). It can be seen from Fig. 12.26 that, when $F_{g} F_{1 m} G_{v d}(s)=G_{v g}(s)$, then the feedforward path from $\hat{v}_{g}$ through $F_{g}$ induces variations in the output $\hat{v}$ that exactly cancel the $\hat{v}_{\text {- }}$-induced variations in the direct forward path of the couverter through $G_{\nu g}(s)$. This cancellation occurs in the buck converter when $M_{a}=0.5 M_{2}$.

### 12.3.5 Results for Basic Converters

The transfer functions of the basic buck, boost, and buck-boost converters with curtent-programmed control are summarized in Tables 12.3 to 12.5. Control-to-output and line-to-output transfer functions for both the simple model of Section 12.2 and the more accurate model derived in this section are listed. For completeness, the transfer functions for duty cycle control are included. In each case, the salient features are expressed as the coresponding quantity with duty cycle control, multiplied by a factor that accounts for current-programmed control.

Table 12.3 Summary of results for the CPM buck converter
Simple model
$\frac{\hat{v}}{i_{r}}=\frac{R}{1+s R C}$
$\frac{\hat{v}}{\hat{v}_{s}}=0$

Duty cycle controlled gains

$$
\begin{array}{ll}
G_{v(s)}(s)=\frac{V}{D} \frac{1}{d e n(s)} & G_{u n}(s)=\frac{V}{D R} \frac{1+s R C}{d e n(s)} \\
G_{r g}(s)=D \frac{1}{d e n(s)} & G_{i g}(s)=\frac{D}{R} \frac{1+s R C}{d e n(s)} \\
d e n(s)=1+s \frac{L}{R}+s^{2} L C & \\
\hline
\end{array}
$$

More accutate model

$$
\begin{aligned}
& \frac{\hat{i}}{\hat{i}_{c}}=G_{w c}(\sigma)=G_{c a 1} \frac{-}{1+\frac{1}{Q_{c} \omega_{c}}+\left(\frac{s}{\omega_{c}}\right)^{2}} \\
& G_{C 1}=\frac{V}{D} \underset{\left(1+\frac{F_{D T}}{D R}+\frac{F_{m i}}{D}\right)}{ } \\
& \omega_{c}=\frac{1}{\sqrt{L C}} \sqrt{1+\frac{F_{w} V}{D R}+\frac{F_{n n} F_{v} V}{D}} \\
& Q_{c}=R \sqrt{C} \frac{\sqrt{1+\frac{F_{n}}{D R}+\frac{F_{n}}{D} \overline{F_{v}} \bar{D}}}{\left(1+\frac{R C F_{m} V}{D} V^{*}\right)} \\
& \frac{\hat{v}}{v_{g}}=G_{v g<p m}(s)=G_{g r} \frac{1}{1+\frac{s}{Q_{c} 0_{c}}+\left(\frac{s}{\omega_{c}}\right)^{2}} \\
& G_{\mathrm{g}}=D \frac{\left(1-\frac{F_{m} F_{8} V}{D^{2}}\right)}{\left(1+\frac{F_{m} V}{D R}+\frac{F_{s, n} F_{v} V}{D}\right)}
\end{aligned}
$$

Table 12.4 Summary of results for the CPM boost converter

| Simple model | Duty cycle controlled gains |  |
| :---: | :---: | :---: |
| $\frac{\hat{t}}{i_{\mathrm{i}}}=\frac{D^{\prime} R}{2} \frac{\left(1-s \frac{L}{D^{2} R}\right)}{\left(1+s \frac{R C}{2}\right)}$ | $G_{u t}(s)=\frac{V}{D^{\prime}} \frac{\left(1-s-\frac{L}{D^{2} R}\right)}{d e n(s)}$ | $G_{\mathrm{id}}(s)=\frac{2 V}{D^{\prime 2} R} \frac{\left(1+s \frac{R C}{2}\right)}{d e n(s)}$ |
| $\frac{\hat{p}}{\hat{v}_{5}}=\frac{1}{2 D} \frac{1}{\left(1+s \frac{R C}{2}\right)}$ | $G_{r s}(s)=\frac{1}{D^{\prime}} \frac{1}{d e n(s)}$ | $G_{i g}(s)=\frac{1}{D^{\prime 2} R} \cdot \frac{(1+s R C)}{\operatorname{den}(s)}$ |
|  | $\operatorname{den}(s)=I+s \frac{L}{D^{12} R}+x^{2} \frac{L C}{D^{12}}$ |  |

More accurate model

$$
\begin{aligned}
& \frac{\hat{i}}{i_{c}}=G_{w c}(s)=G_{c 0} \frac{\left(1-s \frac{L}{D^{2} R}\right)}{1+\frac{s}{Q_{c} \omega_{c}}+\left(\frac{s}{\omega_{c}}\right)^{2}} \\
& \omega_{c}=\frac{D^{r}}{\sqrt{L C}} \sqrt{1+\frac{2 F_{m,} V}{D^{2} R}+\frac{F_{m} F_{v} F_{v} V}{D^{\prime}}}
\end{aligned}
$$

$$
\begin{aligned}
& G_{\mathrm{ct}}=\frac{V}{D^{\prime}}\left(1+\frac{F_{n t}}{2 F_{r t} v} D^{2 r^{2} R}+\frac{F_{n t} F_{v} v}{D^{\prime}}\right) \\
& Q_{\mathrm{c}}=D R \sqrt{\frac{C}{L} \frac{\sqrt{1+\frac{2 F_{m i} V}{D^{2} R}+\frac{F_{m} F_{v} V}{D}}}{\left(1+R C \frac{F_{m p} V}{L}-\frac{F_{m p} F_{v} V}{D^{\prime}}\right)}} \\
& G_{z^{0}}=\frac{1}{D^{\prime}} \frac{\left(1-F_{m F_{s}} V+\frac{F_{m} V}{D^{2} R}\right)}{\left(1+\frac{2 F_{m} V}{D^{2} R}+\frac{F_{m} F_{v} V}{D^{\prime}}\right)} \\
& \omega_{s z}=\frac{D^{3} R}{L} \frac{\left(1-F_{n n} F_{g} V+\frac{F_{n n} V}{D^{2} R}\right)}{F_{r f} F_{g} V}
\end{aligned}
$$

Table 12.5 Summary of results for the CPM buck-boost converter

| Simple model | Duty cycle controlled gains |  |
| :---: | :---: | :---: |
| $\frac{\hat{\hat{y}}}{\hat{i}_{c}}=-\frac{D R}{(1+D]} \frac{\left(1-s \frac{D L}{D^{2} R}\right)}{\left(1+s \frac{R C}{1+D}\right)}$ | $G_{\mathrm{w}(\mathrm{~s})}=-\frac{\|V\|}{D D^{\prime}}\left(\frac{\left(1-s \frac{D L}{D^{2} R}\right)}{d e n(s)}\right.$ | $G_{i, i}(s)=-\frac{\|\vartheta\|(1+D)}{D D^{2} R} \frac{\left(1+s \frac{R C}{(1+D)}\right)}{\operatorname{den(s)}}$ |
| $\frac{\hat{t}}{\hat{i}_{s}}=-\frac{D^{2}}{1-D^{2}} \frac{1}{\left(1+s \frac{R C}{1+D}\right)}$ | $\begin{aligned} & G_{v g}(s)=-\frac{D}{D^{1}} \frac{1}{d e n(s)} \\ & d e n(s)=1+s \frac{L}{D^{\prime 2} R}+s^{2} \frac{L C}{D^{2}} \end{aligned}$ | $G_{i g}(\mathrm{~s})=\frac{D}{D^{2} R} \frac{(1+s R C)}{d \operatorname{den}(\mathrm{~s})}$ |

More accurate model

$$
G_{\mathrm{as}}=-\frac{|V|}{D D^{i}} \frac{F_{\mathrm{w}}}{\left(1+\frac{F_{\mathrm{m}}|V|(1+D)}{D D^{2} R}-\frac{r_{\mathrm{m}} F_{\nu}|V|}{D D^{\prime}}\right)}
$$

$$
Q_{c}=D R \sqrt{\frac{C}{L}} \frac{\sqrt{1+\frac{F_{m}|V|[1+D]}{D D^{\prime 2} R}-\frac{F_{m} F_{V}|V|}{D D^{\prime}}}}{\left(1+\frac{F_{m \mid}|V| R C}{D L}+\frac{F_{m} F_{v}|V|}{D^{\prime}}\right)}
$$

$$
G_{k \mid 0}=-\frac{D}{D^{r}}\left(1+\frac{F_{m, n}|V|}{D^{2} R}-\frac{F_{v, 1} F_{k}|V|}{D^{2}}\right)
$$

$$
\omega_{y z}=\frac{D D^{2} R}{|V| L F_{m} F_{z}}\left(1+\frac{F_{m}|V|}{D^{\prime 2} R}-\frac{F_{i n} F_{z}|V|}{D^{2}}\right)
$$

The two poles of the line-to-output transfer functions $G_{\text {ver cpun }}$ and control-to-output transfer functions $G_{\mathrm{rc}}$ of all three converters typically exhibit low $Q$-factors in CPM . The low- $Q$ approximation can be applied, as in Eqs. (12.94) to (12.97), to find the low-frequency pole. The line-to-output transfer functions of the boost and buck-boost converters exhibit two poles and one zero, with substantial de gain.

### 12.3.6 Quantitative Effects of Current-Programmed Control on the Converter Transfer Functions

The frequency responses of a CCM buck converter, operaling with current-programmed control and with duty cycle control, are compared in Appendix B, Section B.3.2. The buck converter of Fig. B. 25 was simulated as described in Appendix B, and the resulting plots are reproduced here.

The magnitude and phase of the control-to-output transfer functions are illustrated in Fig. 12.27. It can be seen that, for duty cycle control, the transfer function $G_{v d}(s)$ exhibits a resonant two-pole response. The substantial damping introduced by curtent-programmed control leads to essentially a sin-gle-pole response in the current-programmed coutrol-to-output transfer function $G_{v r}(s)$. A second pole appears in the vicinity of 100 kHz , which is near the 200 kHz switching frequency. Because of this effective single-pole response, it is rclatively easy to design a controller that exhibits a well-behaved response,

$$
\begin{aligned}
& \frac{\hat{i}}{\hat{i}_{c}}=G_{\mathrm{w}}(s)=G_{c \mathrm{t}} \frac{\left(1-s \frac{D L}{D^{2} R}\right)}{1+\frac{s}{Q_{f}\left(\hat{\omega}_{c}\right.}+\left(\frac{s}{\hat{\omega}_{c}}\right)^{2}} \\
& \omega_{p}=\frac{D^{\prime}}{\sqrt{L C}} \sqrt{1+\frac{F_{v \mid l}|V|(L+D)}{D D^{2} R}-\frac{F_{m s} F_{v \mid}|V|}{D D^{\prime}}} \\
& \frac{\hat{V}}{\hat{v}_{g}}=G_{v y-c \mathrm{~cm}}(s)=G_{y 0} \frac{\left(1+\frac{s}{\omega_{g z}}\right)}{1+\frac{s}{Q_{c} \omega_{c}}+\left(\frac{s}{d u_{c}}\right)^{2}}
\end{aligned}
$$



Fig. 12.27 Companison of CPM control with duty-cycle control, for the control-to-output frequency response of the buck converter example.


Fig. 12.28 Comparison of CPM control with duty-cycle control, tor the line-to-output frequency response of the buck converter example.
having ample phase margin over a wide range of operating points. Proportional-plus-integral (PI) controllers are commonly used in current-programmed regulators.

The line-to-output transfer functions of the same example ate compared in Fig. 12.28. The line-to-output transfer function $G_{v s}(s)$ for duly-cycle control is characterized by a de asymptote approximately equal to the duty cycle $D=0.676$. Resonant poles occur at the corner frequency of the $L-C$ filer. The line-to-output transfer function $G_{v-c p m}(s)$ with current-programmed control is significantly reduced, and exhibits more than 30 dB of additional attenuation over the frequencies of interest. It should again be


Fig. 12.29 Comparison of CPM control with duty-cycle control. for the output impedance of the buck converter example.
noted that the transfer function $G_{v g e p m}(s)$ in Fig. 12.28 cantot be predicted by the simple models of Section 12.2 ; the more accurate model of Section 12.3 must be employed.

The effect of current-programmed control on the converter output impedance is illustrated in Fig. 12.29. The output impedance plotted in the figure includes the load resistance of $10 \Omega$. For dutycycle control, the de asymptote of the output impedance is dominated by the inductor winding resistance of $0.05 \Omega$. The inductor becomes significant in the vicinity of 200 Hz . Above the resonant frequency of the output filter, the output impedance is dominated by the output filter capacitor. For curtent-ptogranimed control, the simple model of Section 12.2 predicts that the inductor branch of the circuit is driven by a current source; this effectively removes the influence of the inductor on the output impedance. The plot of Fig. 12.29 was gencrated using the more accurate model of this section; nonetheless, the output impedance is accurately predicted by the simple model. The de asymptote is dominated by the load resistance, and the high-frequency asymptote follows the impedance of the output filter capacitor. It can be seen that current programming substantially increases the converter output impedance.

### 12.4 DISCONTINUOUS CONDUCTION MODF

Curent-programmed converters operating in the discontinuous conduction mode can be described using the averaged switch modeling approaches of Sections 12.3 and 11.1. It is found in this section that the average transistor voltage and current follow a power sink characteristic, while the average diode voltage and current obey a power source characteristic. Perturbation and linearization of these characteristics leads to a small-signal equivalent circuit that models CPM DCM converters. The basic DCM CPM buck, boost, and buck-boost converters essentially exhibit single-pole transfer functions; the second pole and the right hall-plane zero appear at frequencies near to or greater than the switching frequency, owing to the small value of $L$ in DCM.

A DCM CPM buck-boost converter example is analyzed here. However, Egs. (12.1013) to (12.120) are written in general form, and apply equaliy well to DCM CPM buck and boost converters. The schematic of a buck-boost converter is illustrated in Fig. 12.30. The terminal waveforms of the switch network are defined as shown: $v_{1}(t)$ and $i_{1}(t)$ are the transistor waveforms, while $v_{2}(t)$ and $i_{2}(t)$ are

Fig. 12.30 Curtent-programmed DCM buck-boost conwerter example.

the diode waveforms. Figure 12.31 illustrates typical DCM waveforms, for current-programmed control with an artificial ramp having slope - $m_{a}$. The inductor current is zero at the beginning of each switching period. By solution of the transistor conduction subinterval, the programmed current $i_{p k}$ can be related to the transistor duty cycle $d_{1}$ by:

$$
\begin{align*}
i_{c} & =i_{p k}+m_{0} d_{j} T_{x}  \tag{12.103}\\
& =\left(m_{1}+m_{\mathrm{a}}\right) d_{1} T_{x}
\end{align*}
$$

Solution for $d_{l}$ leads to

$$
\begin{equation*}
d_{1}(t)=\frac{i_{\mathrm{c}}(t)}{\left(m_{\mathrm{I}}+m_{\mathrm{s}}\right) T_{s}} \tag{12.104}
\end{equation*}
$$

The average transistor current is found by integrating the $i_{1}(t)$ waveform of Fig. 12.31 over one switching period:

$$
\begin{equation*}
\left\langle i_{\mathrm{L}}(\theta)\right\rangle_{T_{s}}=\frac{1}{T_{s}} \int_{s}^{1+T_{s}} i_{1}(\tau) d \tau=\frac{q_{1}}{T_{s}} \tag{12.105}
\end{equation*}
$$

The total area $q_{1}$ is equal to one-half of the peak current $i_{\mu k}$ multiplied by the subinterval length $d_{1} T_{s}$ Hence,

$$
\begin{equation*}
\left\langle i_{1}(t)_{T_{s}}=\frac{1}{2} i_{p}(t) d_{1}(t)\right. \tag{12.106}
\end{equation*}
$$

Elimination of $i_{p k}$ and $d_{1}$, to express the average transistor current as a function of $i_{c}$, leads to

$$
\begin{equation*}
\left\langle i_{1}(0)\right\rangle_{T_{s}}=\frac{\frac{1}{2} L L_{v}^{2} f_{s}}{\left\langle v_{1}(t)\right\rangle_{T_{v}}\left(1+\frac{m_{s}}{m_{1}}\right)^{2}} \tag{12,107}
\end{equation*}
$$

Finally, Eq. (12.107) can be rearranged to obtain the averaged switch network input port relationship:

$$
\begin{equation*}
\left\langle j_{1}(t)\right\rangle_{T_{s}}\left\langle v_{1}(t)\right\rangle_{T_{s}}=\frac{\frac{1}{2} L i_{e}^{2} f_{s}}{\left(1+\frac{m_{s}}{m_{s}}\right)^{2}}=\langle p(t)\rangle_{T_{s}} \tag{12.108}
\end{equation*}
$$

Thus, the average transistor waveforms obey a power sink characteristic. When $m_{a}=0$, then the average power $\langle p(t)\rangle_{J_{s}}$ is a function only of $L, i_{c}$ and $f_{s}$. The presence of the artificial ramp causes $\left\langle p(0)_{T_{s}}\right.$ to additionally depend on the converter voltages, via $m_{1}$.

The power sink characteristic can also be explained via inductor energy arguments. During the first subinterval, the inductor current increases from 0 to $i_{p k}$. In the process, the inductor stores the following energy:

$$
\begin{equation*}
W=\frac{1}{2} L L_{p k}^{2} \tag{12.109}
\end{equation*}
$$

The energy $W$ is transferred from the power input $v_{s}$, through the switch network input port, to the inductor, once per switching period. This energy transfer process accounts for the power flow

$$
\begin{equation*}
\langle p(t)\rangle_{T_{s}}=W f_{s}=\frac{1}{2} L_{p}^{2} f_{s} \tag{12.110}
\end{equation*}
$$

The switch network input port, that is, the transistor terminals, can therefore be modeled by a power sink element, as in Fig. 12.32.

The average switch network output port current, that is, the average diode current, is

$$
\begin{equation*}
\left\langle i_{2}(t)\right\rangle_{T_{s}}=\frac{1}{T_{s}} \int_{t}^{T+T_{s}} i_{i_{2}(\tau) d \tau}=\frac{q_{s}}{T_{s}} \tag{12.111}
\end{equation*}
$$

By inspection of Fig. 12.31, the area $q_{2}$ is given by

$$
\begin{equation*}
q_{2}=\frac{1}{2} i_{p k} d_{2} T_{s} \tag{12.112}
\end{equation*}
$$

The duty cycle $d_{2}$ is determined by the time required for the inductor current to return to zero, during the second subinterval. By arguments similar to those used to derive Eq. (11.12), the duty cycle $d_{2}$ can be found as follows:


Fig. 12.31 Waveforms, CRM DCM buck-boost example.

$$
\begin{equation*}
d_{2}(t)=d_{1}(t) \frac{\left\langle\nu_{1}(t)\right\rangle_{T_{s}}}{\left\langle v_{4}(t)\right\rangle_{r_{s}}} \tag{12.113}
\end{equation*}
$$

Substitution of Eqs. (12.113), (12.112), and (12.110) into Eq. (12.111) yields

$$
\begin{equation*}
\left\langle i_{2}(n)_{r_{s}}=\frac{\left\langle p(\theta\rangle_{T_{s}}\right.}{\left\langle v_{2}(t)\right\rangle_{T_{s}}}\right. \tag{12.114}
\end{equation*}
$$

The outpur port of the averaged switch network is therefore described by the relationship


Fig. 12.32 CPM DCM buck-boost conventer model, derived via averaged switch modeling.

$$
\begin{equation*}
\left\langle i_{2}(t)\right\rangle_{T_{s}}\left\langle v_{2}(t)\right\rangle_{T_{s}}=\frac{\frac{1}{2} L 4_{d}^{2}(t) f_{s}}{\left(1+\frac{m_{a}}{m_{1}}\right)^{2}}=\langle p(t)\}_{T_{s}} \tag{12.115}
\end{equation*}
$$

In the averaged model, the diode can be replaced by a power source of value $\left\langle p(0)_{T_{3}}\right.$, equal to the power apparently consumed at the switch nework input port. During the second subinterval, the inductor releases all of its stored energy through the diode, to the convertcr output. This results in an average power flow of value $\langle p(t)\rangle_{r_{s}}$.

A CPM DCM buck-boost averaged model is therefore as given in Fig. 12.32. In this model, the transistor is simply replaced by a power sink of value $\langle p(t)\rangle_{r_{s}}$, while the diode is replaced by a power source also of value $\langle p(t)\rangle_{T s}$.

The steady-state equivalent circuit model of the CPM DCM buck-boost converter is obtained by letting the inductor and capacitor tend to short- and open-circuits, respectively. The model of Fig. 12.33 is obtained. The steady-state output voltage $V$ can now be determined by equating the de load power to the converter average power $(p(t))_{r_{s}}$. For a resistive load, one obtains

$$
\begin{equation*}
\frac{V^{2}}{R}=P \tag{12.116}
\end{equation*}
$$

where the steady state value of $\langle p(t)\rangle_{T_{s}}$ is given by

$$
\begin{equation*}
P=\frac{\frac{1}{2} L I_{s}^{2}(t) f_{s}}{\left(1+\frac{M_{a}}{M_{i}}\right)^{2}} \tag{12.117}
\end{equation*}
$$

and where $I_{c}$ is the steady-state value of the control input $i_{c}(t)$. Solution for $V$ yields the following result

Fig. 12.33 Sleady-state model of the CPM DCM buck-boost converter.


Fig. 12.34 Averaged models of current-programmed DCM converters: (a) buck, (b) boost.

(b)


$$
\begin{equation*}
V=\sqrt{P R}=I_{\mathrm{c}} \sqrt{\frac{\overline{R L f_{s}}}{2\left(1+\frac{M_{a}}{M_{1}}\right)^{2}}} \tag{12.118}
\end{equation*}
$$

for the case of a resistive load.
Averaged models of the DCM CPM buck, boost, and other converters can be found in a similar manner. In each case, the average transistor waveforms are shown to follow a power sink characteristic, while the average diode waveforms follow a power source characteristic. The resulting equivalent circlits of the CPM DCM buck and boost converters are illustrated in Fig. 12.34. In each case, the average power is given by

Table 12.6 Sicady-state DCM curtent-programmed characteristics of basic converters

| Converter | $M$ | $I_{\text {cris }}$ | Stability range when $m_{a}=0$ |
| :---: | :---: | :---: | :---: |
| Buck | $\frac{P_{\text {tura }}-P}{P_{\text {traut }}}$ | $\frac{1}{2}\left(i_{c}-M m_{e} T_{s}\right)$ | $0 \leq M<\frac{2}{3}$ |
| Boost | $\frac{P_{\text {toud }}}{P_{\text {loud }}-P}$ | $\frac{\left(I_{c}-\frac{M-1}{M} m_{a} T_{s}\right)}{2 M}$ | $0 \leq D \leq 1$ |
| Buck-boost | Depends on load characteristic: $P_{l x+d^{\prime}}=P$ | $\frac{\left(I_{s}-\frac{M}{M-1} m_{u} T_{s}\right)}{2(M-1)}$ | $0 \leq D \leq 1$ |

(a)

(b)

(c)


Fig. 12.35 Small-signal models of DCM CPM converters, derived by perturbation and Finearization of Figs 12.32 and 12.34: (a) buck, (b) boost, (c) buck-boost.

$$
\begin{equation*}
\langle p(t)\rangle_{T_{s}}=\frac{\frac{1}{2} L i_{c}^{2}(t) f_{s}}{\left(1+\frac{m_{s}}{m_{1}}\right)^{2}} \tag{12.119}
\end{equation*}
$$

with $n_{1}$ defined as in Eq. (12.1).
Steady-state characteristics of the DCM CPM buck, boost, and buck-boost converters are summarized in Table 12.6. In each case, the dc load power is $P_{\text {bsud }}=V I$ and $P$ is given by Eq. (12.117). The conditions for operation of a curent programmed converter in the discontinuous conduction mode can be expressed as follows:

$$
\begin{array}{ll}
|I|>\left|i_{\text {crir }}\right| & \text { for CCM }  \tag{12.120}\\
|I|<\left|i_{\text {crit }}\right| & \text { for } \mathrm{DCM}
\end{array}
$$

where $I$ is the de load current. The critical load current at the CCM-DCM boundary, $I_{\text {crit }}$, is expressed as a function of $I_{c}$ and the voltage conversion ratio $M=V / V_{g}$ in Table 12.6.

In the discontinuous conduction mode, the inductor current is zero at the beginning and end of

Table 12.7 Current programmed DCM small-signal equivalent circuit parameters: input port

| Converter | $g_{1}$ | $f_{1}$ | $r_{1}$ |
| :---: | :---: | :---: | :---: |
| Buck | $\frac{1}{R}\left(\frac{M^{2}}{1-M}\right) \frac{\left(1-\frac{m_{u}}{m_{1}}\right)}{\left(1+\frac{m_{u}}{m_{1}}\right)}$ | $2 \frac{I_{\text {c }}}{I_{c}}$ | $-R\left(\frac{1-M}{M^{2}}\right)\left(\frac{\left(1+\frac{m_{a}}{m_{1}}\right)}{\left(1-\frac{m_{e}}{m_{l}}\right)}\right.$ |
| Boost | $-\frac{1}{R}\left(\frac{M}{M-1}\right)$ | $2 \frac{I}{I_{\mathrm{c}}}$ | $\frac{R}{M^{2}\left(\frac{2-M}{M-1}+\frac{2 m_{2} / m_{1}}{1+\frac{m_{a}}{m_{1}}}\right)}$ |
| Buck-boost | 0 | $2 \frac{I_{1}}{I_{c}}$ | $\frac{-R}{M^{2}} \frac{\left(\frac{\left(1+\frac{m_{a}}{m_{1}}\right)}{\left(1-\frac{m_{s}}{m_{1}}\right)}\right)}{\left.()^{2}\right)}$ |

Table 12.8 Current programmed DCM small-signal equivalent circuit parameters: output port

| Converter | $g_{2}$ | $f_{2}$ | $r_{2}$ |
| :--- | :---: | :---: | :---: |
| Buck | $\frac{1}{R}\left(\frac{M}{1-M}\right) \frac{\left(\frac{m_{u}}{m_{1}}(2-M)-M\right)}{\left(1+\frac{m_{g}}{m_{1}}\right)}$ | $2 \frac{I}{I_{c}}$ | $R \frac{(1-M)\left(1+\frac{m_{a}}{m_{1}}\right)}{\left(1-2 M+\frac{m_{s}}{m_{1}}\right)}$ |
| Boost | $\frac{1}{R}\left(\frac{M}{M-1}\right)$ | $2 \frac{I_{2}}{I_{c}}$ | $R\left(\frac{M-1}{M}\right)$ |
| Buck-bosst | $\frac{2 M}{R} \frac{\left(\frac{m_{4}}{m_{1}}\right)}{\left(1+\frac{m_{a}}{m_{1}}\right)}$ | $2 \frac{I_{2}}{I_{c}}$ | $R$ |

each switching period. As a result, the curent progranmed controlier does not exhibit the type of instability described in Section 12.1. The current programmed controllers of DCM boost and buck-boost converters are stable for all duty cycles with no artificial ramp. However, the CPM DCM buck converter exhibits a different type of low-frequency instability when $M>2 / 3$ and $m_{\mathrm{a}}=0$, that arises because the de output characteristic is nonlinear and can exhibit two equilibrium points when the converter drives a resistive load. The stability range can be extended to $0 \leq D \leq 1$ by addition of an artificial ramp having slope $m_{a}>0.086 m_{2}$, or by addition of output voltage feedback.

Small-signal models of DCM CPM converters can be derived by perturbation and linearization of the averaged models of Figs. 12.32 and 12.34. The results are given in Fig. 12.35. Parameters of the small-signal models are listed in Tables 12.7 and 12.8.

The CPM DCM small-signal models of Fig. 12.35 are quite similar to the respective small-signal models of DCM duty-ratio controlled converters illustrated in Figs. 11.15 and 11.17. The sole differences are the parameter expressions of lables 12.7 and 12.8. Transfer functions can be determined in a


Fig. 12.36 Simplifed small-signal model obtained by letting $L$ become zero in Fig. 12.35 (a), (b), or (c).
similar manner. In particular, a simple approximate way to determine the low-frequency small-signal transfer functions of the CPM DCM buck, boost, and buck-boost converters is to simply let the inductance $L$ tend to zero in the equivalent circuits of Fig. 12.35. This approximation is justified for frequencies sufficiently less than the converter switching frequency, because in the discontinuous conduction mode the value of $L$ is small, and hence the pole and any RHP zero associated with $L$ occur at frequencies near to or greater than the swithing frequency. For all three converters, the equivalent circuit of Fig. 12.36 is obtained.

Figure 12.36 predicts that the control-to-output transfer function $G_{w c}(s)$ is

$$
\begin{equation*}
G_{w}(s)=\left.\frac{\hat{v}}{\hat{i}_{\mathrm{r}}}\right|_{\hat{i}_{R}=0}=\frac{G_{c \hat{0}}}{1+\frac{v_{0}}{\hat{\omega}_{P}}} \tag{12.121}
\end{equation*}
$$

with

$$
\begin{aligned}
& G_{r d}=f_{2}\left(R \| r_{2}\right) \\
& \omega_{r}=\frac{1}{\left(R \| r_{z}\right) C}
\end{aligned}
$$

The line-to-output transfer function is predicted to be

$$
\begin{equation*}
G_{u g}(g)=\left.\frac{\hat{v}}{\hat{v}_{z}}\right|_{i_{c}=0}=\frac{G_{g 0}}{1+\frac{s}{\omega_{p}}} \tag{12.122}
\end{equation*}
$$

with

$$
G_{z+1}=g_{3}\left(R \| r_{2}\right)
$$

If desired, more accurate expressions which account for inductor dynamics can be derived by solution of the models of Fig. 12.35.

### 12.5 SUMMARY OF KEY POINTS

1. In curtent-programmed control, the peak switch current $i_{s}(t)$ follows the control input $i$ ( $($ ) This widely used control scheme has the advantage of a simpler control-to-ouput transfer function. The line-to-output transfer fumctions of current-programmed buck converters are also reduced.
2. The basic current-programmed controller is unstable when $D>0.5$, regardless of the converter topology. The controller can be stabilized by addition of an artificial ramp having slope $m_{\pi}$. When $m n_{\pi}>0.5 m_{2}$, then the controler is stable for all duty cycles.
3. The behavior of current-programmed converters can be modeled in a simple and intuitive manner by the first-order approximation $\left\langle i_{L}(t)\right\rangle_{r_{s}}=i_{C}(t)$. The averaged terminal waveforms of the switch network can then be modeled simply by a current source of value $i_{r}$, in conjunction with a power sink or power source element. Perturbation and linearization of these elements leads to the small-signal model. Alternatively, the small-signal convetter equations derived in Chapter 7 can be adapted to cover the curent programmed mode, using the simple approximation $i_{L}(t)=i_{L}(t)$.
4. The simple model predicts that one pole is eliminated from the converter line-to-output and control-to-output transfer functions. Current programming does not alter the transfer function zerges. The de gains become load-deperdent.
5. The more accurate model of Scetion 12.3 correctly accounts for the difference between the average inductor current $\left\langle i_{L}(t)\right\rangle_{s}$ and the control input $i_{c}(t)$. This model predicts the nonzero line-to-output transfer function $G_{y g}(s)$ of the buck converter. The current-progranmed controller behavior is modeled by a block diagram, which is appended to the small-sigtal converter models derived in Chapter 7 . Analysis of the resulting multioop leedback system then leads to the relevant transfer functions.
6. The more accurate model predicts that the inductor pole occurs at the crossover frequency $f=$ of the effective curent feedback loop gain $T_{j}(s)$. The frequency $f_{c}$ typically occurs in the vicintty of the converter switching frequency $f_{s}$. The more accurate model also predicts that the line-to-output transfer function $G_{r g}(r)$ of the buck converter is nulled when $m_{a}=0.5 m_{2}$.
7. Current programmed converters operating in the discontinuous conduction mode are modeled in Section 12.4. The averaged transistor waveforms can be modeled by a power sink, while the averaged diode waveforms are modeled by a power source. The power is controlled by $i(t)$. Perturbation and linearization of these averaged models, as usual, leads to small-signal equivalent circuits.

## References

[1] C. Delsch, "Simple Switching Control Method Changes Power Converter into a Current Source," IEEE Power Electronics Specialists Conference, 1978 Record, pp. 300-306.
[2] A. Capei, G. Ferrante, D. O'Sullivan, and A. Weingerg, "Application of the Injected Current Model for the Dynamic Analysis of Switching Regulators with the New Concept of $\mathrm{LC}^{3}$ Modulator," IEEE Power Elecrronios Spectalisfs Conference, 1978 Recird, pp. 135-147.
[3] S. Hsu, A. Brown, L. Rensink, and R. D. MidDlebrook, "Modeling and Analysis of Switching De-toDe Converters in Constant-Frequency Current Programmed Mode," IEEE Power Electronics Specialists Comference, 1979 Record, pp. 284-301.
[4] F. C. LEE and R. A. CaRTER, "Investigations of Stobility and Dynamic Performances of Switching Regulators Employing Curent-Injected Control," IEEE Power Electronics Specialists Conference, 1981 Record, Pp. 3-16.
[5] R. D. Midolebrook, "Topics in Multiple-Loop Regulators and Curent-Mode Programming." IEEE Power Electronics Specialists Conference, 1985 Record, pp. 716-732.
[6] R. D. Middlebrook, "Modeling Current Programmed Buck and Boost Regulators," IEEE Transactions on Power Electronics, Vol. 4, No. 1, January 1989, pp. 36-52.
[7] G. Vergifese, C. Bruzos, and K. Maliabir, "Averaged and Sampled-Data Models for Current Mode Control: A Reexamination," IEEE Power Electrontios Specialists Conference, 1989 Record, pp. 484-491.
[8] D. M. Mrrchell. Dc-Dc Switching Regulator Analysis, New York: McGraw-Hill, 1988, Chapter 6.
[9] A. Kislovski, R. Redl, and N. Sokal, Dymamic Analysis of Switching-Mode DC/DC Converters, New York: Van Nostrand Reibhold, 1994.
[10] A. Brown and R. D. Miolebrook, "Sampled-Data Modeling of Switching Regulators," IEEE Power Etectronics Specialints Conference, 1981 Record, pp. 716-732.
[1] R. Ridley, "A New Contimous-Time Model for Cuitent-Mode Control", IEEE Transactions oh Power Electronics, Vol 6. No. 2, April 1991. pp. 271-280.
[12] F. D. Tan and R. D. Middleirook, "Unified Modeling and Meaburement of Cuitent-Programmed Converters," IEEE Power Electronics Specialists Conference, 1993 Record, pp. 380-387.
[13] R. TYMERSKI, "Sampled-Data Modeling of Switched Cicuits. Revisited," teEE Power Eiectronios Speciatisr. Conference, 1993 Record, pp. 395-401.
[14] W. Tang, F. C. Lee, R. B. Ridley and I. Cohen, "Charge Control: Modeling, Analysis and Design," IEEE Power Electronics Specialisis Conference, 1992 Record, pp. 503-511.
[15] K. Smedley and S, Cuk, "One-Cycle Control of Switching Converters," IEEE Power Electronics Specialists Conference, 1991 Record, pp. 888-896.

## Prohlems

12.1 A nonideal buck converter operates in the continuous conduction mode, with the values $V_{8}=10 \mathrm{~V}_{4} f_{2}=$ $100 \mathrm{kHz}, L=4 \mu \mathrm{H}, C=75 \mu \mathrm{~F}$ and $R=0.25 \Omega$. The desired lull-load output is 5 V at 20 A . The power stage contains the following loss elements: MOSFET on-resistance $R_{\text {on }}=0.1 \Omega$, Schotky diode forward voltage drop $V_{D}=0.5 \mathrm{~V}$, inductor winding resistance $R_{L}=0.03 \Omega$.
(a) Steady-state analysis: determine the converter steady-state duty cycle $D$, the inductor current ripple slopes $m_{1}$ and $m_{2}$, and the dimensionless parameter $K=2 U R T_{s}$.
(b) Determine the small-signal equations for this converter, for duty cycle control,

A current-programmed controller is now implemented for this converter. An attificial ramp is used, having a lixed slope $M_{4}=0.5 M_{2}$, where $M_{2}$ is the stcady-state slope $m_{2}$ obtained with an output of 5 V at 20 A.
(c) Over what range of $D$ is the curtent programed controller stable? Is it stable at rated output? Note that the nonidealities affect the stability boundary.
(d) Determine the control-to-output transfer function $G_{v c}(s)$, using the simple approximation $\left\langle i_{L}(m\rangle_{T_{s}}=i_{s}(d)\right.$. Give analytical expressions for the comer frequency and de gain. Sketch the Bode plot of $G_{w e}(s)$.
12.2 Use the averaged switch modeling approad to model the CCM boost converter with current-programmed control:
(a) Define the switch network terminal quantities as in Fig. 7.46(a). With the assumption that $\left\langle_{L}(t)\right\rangle_{S} \approx i_{c}(t)$. determine expressions for the average values of the switch network terminal wavefoms, and hence derive the equivalent circuit of Fig. 12.18 (a).
(b) Perturb and lincarize your model of part (a), to obtain the equivalent circuit of Fig. 12.22.
(c) Solve your model of part (b), to derive expressions for the control-to-output transfer tunction $G_{v i}(s)$ and the line-to-output transfer function $O_{v g}(s)$. Express your resuits in standard normalized form, and give analytical expressions for the corner frequencies and de gains.
12.3 Use the averaged swith modeling approach to model the CCM Cuk converter with curent-programmed control. A Cuk converter is diagrammed in Fig. 2.20.
(a) It is desired to model the switch network with an $i_{c}$ current source and a dependent power source or sink, using the approach of Section 12.2.2. How should the switch network terminal voltages and currents be defined?
(b) Sketch the switch network terminal voltage and current waveforms. With the assumption that $\left\langle i_{1}(t)\right\rangle_{t s}-\left\langle i_{2}(t)\right\rangle_{T_{s}} \approx i(t)$ (where $i_{1}$ and $i_{2}$ are the inductor currents defined in Fig. 2.20), determine expressions for the average values of the switch network terminal waveforms, and hence derive an equivaleat circuit similar to the equivalent circuits of Fig, 12.18.
(c) Perturb and linearize your model of part (b) to obtuin a small signal equivalent circuit similar to the model of Fig. 12.19. It is not necessary to solve your model.
12.4 The full-bridge converter of Fig. $6.19(\mathrm{a})$ operates with $V_{\mathrm{g}}=320 \mathrm{~V}$, and supplies 1000 W to a 42 V resistive load. Losses can be neglected, the duty cycle is 0.7 , and the switching period $T_{\text {; }}$ defined in Fig. 6.20 is $10 \mu \mathrm{sec}, L=50 \mu \mathrm{H}$ and $C=100 \mu \mathrm{~F}$. A current-programmed controller is employed, whose waveforms are refered to the secondary side of the transformer. In the following calculations, you may neglect the transformer magnetizing current.
(a) What is the mimimum artificial ramp slope $m_{\mathrm{st}}$ that will stabilize the controller at the given operating point? Express your result in terms of $m_{2}$.
(b) An artificial ramp having the slope $m_{\mathrm{f}}=m_{2}$ is employed. Sketch the Bode plot of the curent loop gain $T_{i}(s)$, and label numerical values of the conner frequencies and de gains. It is not necessary to re-derive the analytical expression for $T_{i^{\prime}}$ Determine the crossover frequency $f_{r^{-}}$.
(c) For $m_{4}=m_{2}$, sketch the Bode plots of the control-to-output transter function $G_{v i}(s)$ and line-tooutput transfer function $G_{v g}(s)$, and label numerical values of the corncr frequencics and de gains. It is not necessary to re-derive analytical expressions for these transfer functions.
12.5 In a CCM chrrent-programmed buck converter, it is desired to minimize the line-to-output transfer function $G_{v g}(s)$ via the choice $m_{a}=0.5 m_{2}$. However, because of component tolerances, the value of inductance $L$ can vary by $\pm 10 \%$ from its nominal value of $100 \mu \mathrm{H}$. IIence, $m_{1,}$ is fixed in value while $m_{2}$ varies, and $m_{d}=0.5 m_{2}$ is obtained only at the nominal value of $L$. The switching frequency is 100 kHz , the output voltage is is V , the load current varies over the range 2 to 4 A , and the input voltage varies over the range 22 to 32 V . You may neglect losses. Determinc the worst-case (maximurn) value of the line-to-output dc gain $G_{\mathrm{vg}}(0)$.
12.6 The nonideal flyack converter of Fig. 7.18 employs current-programmed control, with artificial ramp having slope $m_{i f}$ MOSFET $Q_{1}$ exhibits on-resistance $R_{v i}$ All current programmed controller waveforms are referred to the transformer primary side.
(a) Derive a block diagram which models the curent-programmed controler, of form similar to Fig. 12,24. Give analytical expressions for the gains in your block diagram.
(b) Combine your result of part (a) with the converter small-signal model, Derive a new expression for the control-to-output ransfer function $G_{\text {wi }}(s)$.

A buck converter operates with current-programined control. The element values are:

$$
\begin{array}{ll}
V_{k}=120 \mathrm{~V} & D=0.6 \\
R=10 \Omega & f_{s}=100 \mathrm{kHz} \\
L=550 \mu \mathrm{H} & C=100 \mu \mathrm{~F}
\end{array}
$$

An artificial ramp is employed, having slope $0.15 \mathrm{~A} / \mathrm{ssec}$.
(a) Construct the magnitude and phase asymptotes of the control-to-output tramsfer function $G_{\text {vd }}(s)$ for duty-cycle control. On the same plot, construct the magnitude and phase asymptotes of the control-to-output transfer function $G_{v c}(s)$ for current-programmed control. Compare.
(b) Construct the magnitude asymptotes of the line-te-output transfer function $G_{\text {vg }}(v)$ for duty-cycle control, On the same pilot, construct the magnitude asymptotes of the line-fo-output transfer function $G_{\Delta g \cdot c p u}(s)$ for curtent-programmed control. Compare.
A buck-boost converter operates in the discontinuous conduction made. Its curtent-programmed controller has no compensating artificial ramp; $m_{n}=0$,
(a) Derive an expression for the control-o-output transfer function $G_{r c}(s)$, using the approximation $L=0$. Give analytical expressions for the corner frequency and de gain.
(b) Repeat purt (a), with the inductor included. Show that, prowided the inductor is sufficiently small, then the inductor merely adds a ligh-frequency pole and zero to $G_{v e}(s)$, and the low frequency pole derived in part (a) is essentially unchanged.
(c) At the CCM-DCM boundary, what is the minimum value of the RHP zero frequency?
12.9 A curent-programmed boost converter interfaces a 3 V battery to a small portable 5 V load. The conventer operates in the discontinuous conduction mode, with constant transistor on-time $t_{\text {or }}$ and variable olf-time; the switching frequency can therefore vary and is used as the control variable. There is no artificial ramp, and the peak transistor current $i_{c}$ is equal to a ixxed value $I_{c}$; in practice, $I_{c}$ is chosen to minimize the total loss.
(a) Sketch the transisior and diode voltage and current waveforms. Determine expressions for the waveform average values, and hence derive a large-signal averaged equivalent circuit for this converter.
(b) Perturb and linearize your model of part (a), to obtain a small-signal equivalent circuit. Note that the switching frequency $f_{s}$ should be perturhed.
(c) Solve your model of part (b), to derive an expression for the low-frequency control-to-output transfer function $G_{v j}(s)=\hat{\theta}(s) / f_{i}(s)$. Express your results in standard normalized form, and give analytical expressions for the corner frequencies and de gains. You may assume that $L$ is small.

A current-programmed boost converter is employed in a low-harmonic rectifier systom, in which the input voltage is a rectified sinusoid: $\left.v_{g}(t)=V_{M} \mid \sin (\omega t)\right]$. The de output voltage is $v(t)=V>V_{M}$. The capacitance $C$ is large, such that the output voltage contains negligible ac variations. It is desired to control the converter such that the input current $i_{g}(t)$ is proportional to $v_{g}(t): i_{g}(t)=v_{g}(t) / R_{p}$, where $R_{c}$ is a constant, called the "emulated resistance." The averaged boost converler model of Fig. 12.18 (a) suggests that this can be accomplished by simply letting $i_{c}(t)$ be proportional to $v_{g}(t)$, according to $i_{c}(t)=v_{g}(t) / R_{e^{*}}$ You may ritake the simplifying assumption that the converter always operates in the continuous conduetion mode.
(a) Solve the model of Fig. 12.18(a), subject to the assumptions listed above, to determine the power $\langle p(t)\rangle_{T^{*}}$. Find the average value of $\langle p(t)\rangle_{T_{3}}$, averaged over one cycle of the ac input $v_{g}(i)$.
(b) An artificial ramp is necessary to stabilize the current-programmed controlier at some operating points. What is the minimum value of $m_{i a}$ that ensures stabilicy at alt operating points aiong the inpul rectified sinusoid? Express your result as a function of $V$ and $L$. Show your work.
(c) The artificial ramp and inductor curent ripple cause the average input carent to differ from $i_{4}(t)$. Derive an algebraic expression for $\left\langle i_{g}(t)\right\rangle_{T^{*}}$, as a function of $i_{c}(t)$ and other quantities such as $m_{a^{*}}$ $v_{s}(t), W, L$, and $T_{s}$. For this part, you may assume that the inductor dynanies are negligible. Show your work.
(d) Substitutc $\nu_{F}(t)=V_{M}|\sin (\omega t)|$ and $i_{c}(t)=\nu_{g}(t) / R_{k}$, into your result of part (c), to determine an expression for $i_{8}(t)$. How does $i_{z}(t)$ differ from a rectified sinusoid?


Fig. 12.37 Buck converter with chatge controllet, Problen 12, 11 ,

Figure 12.37 shows a back converter with a charge controler [14]. Operation of the charge controller is similar to operation of the current-progranmed controller. At the beginning of each switching period, at time $t=0$, a short elock pulse sets the SR latch. The logic high signal at the $Q$ output of the latch turns the power MOSFET on. At the same time, the logic low signal at the $\bar{Q}$ outpu of the latch turns the switch $S_{s}$ off. Curtent $K_{i} i_{\text {i }}$ proportional to the power MOSFET current charges the capacitor $C_{i}$. At $t=d T_{s}$, the capacitor voltage $v_{g}(t)$ reaches the control input volage $R_{j} i_{c}$, the comparator output goes high and resets the latch. The logic low signal at the $Q$ output of the latch tums the power MOSFET off At the same time, the logic high signal at the $\bar{Q}$ output of the latch tums the switch $S_{s}$ on, which quickly discharges the capacitor $C_{s}$ to cero.

In this problem, the converter and controller paraneters are: $V_{g}=24 \mathrm{~V}_{r} f_{s}=1 / T_{s}=100 \mathrm{kHz}$, $L=60 \mu \mathrm{H}, C=100 \mu \mathrm{~F}, R=3 \Omega, K_{s} T_{s} / C_{s}=R_{f}=1 \Omega$. You can assume that the converter operates in conlintuous conduction mode.
(a) Find expressions for the average values of the swith network terminal waveforms, and hence derive a large-signal averaged switch model of the buck switch network with charge control. The control input to the model is the control current $i_{c}$. The averaged switch model should consist of a current source and a power source. The switch duty cycle $d$ should not appear in the model.
(b) Using the averaged switch model derived in par (a), find an expression for the quiescent output voltage $V$ as a function of $V_{a^{\prime}} I_{c^{\prime}}$ and $R$, Given $I_{c}=2 \mathrm{~A}$, find numerical values for $V, I_{1}, I_{2}$, and the duty cycle $D$. For this quiescent operating point, sketch the waveforms $i_{1}(t), i_{2}(t)$, and $v_{q}(t)$ duritg one switching period.
(c) Perturb and linearize the averaged switch model from part (a) to derive a small-signal averaged switch model for the buck switch network with charge control. Find analytical expressions for
all parameter values in terms of the converter parameters and the quiescent operating conditions. Sketch the complete small-signal model of the buck converter with the charge controller.
(d) Solve the model obtained in part (c) to find the control-to-output transfer function $G_{\mathrm{wc}}(s)=\hat{w} / \hat{c}$. At the quiescent operating point found in part (b), construct the Bode plot for the magnitude of $G_{v c}$ and label all salient features of the magnitude response.
(e) Comment on advantages charge control may have compared to duty-cycle control or courcentprogrammed control.
12.12 Figure 12.38 shows a buck converter with a one-cycle controher [15]. Operation of the one-cycle controller is similar to operation of the current-programmed controller. At the beginning of each switching period, ac time $t=0$, a short clock pulte sets the $S R$ latch. The logic high signal at the $Q$ output of the latch turns the power MOSFET on. At the same lime, the logic low signal at the $\bar{Q}$ output of the latch turns the switch $S_{s}$ off. Current $G_{s} v_{2}(t)$ proportional to the voltage $v_{2}(t)$ charges the capacitor $C_{x^{\prime}}$ At $t=d T_{;}$, the capacitor voltage $v_{s}(t)$ reaches the control input voltage $v_{c}$, the comparator output gocs high and resets the latch. The logic low signal at the $Q$ output of the latch turns the power MOSFET off. At the samse time, the logic high signal at the $\bar{Q}$ output of the latch turns the switch $S_{s}$ on, which quickly discharges the capacior $C_{\text {s }}$ to zero.

In this problem, the converter and controller parameters are: $V_{g}=24 \mathrm{~V}, f_{s}=1 / T_{s}=100 \mathrm{kHz}$, $L=60 \mu \mathrm{H}, C=100 \mu \mathrm{~F}, R=3 \Omega, G_{s} T_{s} / C_{3}=1$. You can assume that the converter operates in the continuous conduction mode.
(a) Find expressions for the average values of the switch network terminal waveforms, and hence dcrive a large-signal averaged switch model of the buck switch nctwork with one-cycle control. The control input to the model is the control valtage $v_{c}$. The switch duty cycle $d$ should not appear in the model.


Fig. 12.38 Buck converter with one-cycle controiler, Problem 12.12.
(b) Using the averaged switch model derived in part (a), find an expression for the quiescent output voltage $V$ as a function of $V_{c}$. Given $V_{c}=10 \mathrm{~V}$, find the numerical values for $V_{1} I_{1}, I_{2}$, and the duty cycle $D$. For this quiescent operating point, sketch the waveforms $i_{1}(t), i_{2}(t)$, and $v_{s}(t)$ during one switching period.
(c) Perturb and lincarize the averaged switch model from part (a) to derive a small-signal averaged switch model for the buck switch nelwork with one-cycle control. Find analytical expressions for all parameter values in terms of the converter parameters and the quiescent operating conditions. Sketch the complete small-signal model of the buck converter with the one-cycle controller.
(d) Solve the model obtained in part (c) to find the control-to-output transfer function $G_{v e}(s)=0 / D_{c}$, and the fine-to-output transler lunction $G_{v g}(s)=\hat{v} \hat{v}_{y^{\prime}}$. For the quescent operating point found in part (b), sketch the magnitude Bode plots of these transfer functions, and label all saljent features.
(e) Coment on advantages one-cycle control may have compared to duty-cycle control.

## Part III

## Magnetics

## 13

## Basic Magnetics Theory

Magnetics are an integral part of every switching converter. Often, the design of the magnetic devices cannot be isolated from the converter design. The power electronics engineer must not only model and design the converter, but must model and design the magnetics as well. Modeling and design of magnetics for switching converters is the topic of Part III of this book.

In this chapter, basic magnetics theory is reviewed, including magnetic circuits, inductor modeling, and transformer modeling [1-5]. Loss mechanisms in magnetic devices are described. Winding eddy currents and the proximity effect, a significant loss mechanism in high-current high-frequency windings, are explained in detail [6-11]. Inductor design is introduced in Chapter 14, and transformer design is covered in Chapter 15.

### 13.1 REVIEW OF BASIC MAGNETICS

### 13.1.1 Basic Relationships

The basic magnetic quantities are illustrated in Fig. 13.1. Also illustrated are the analogous, and perhaps more familiar, electrical quantities. The magnetomotive force 康, or scalar potential, between two points $x_{1}$ and $x_{2}$ is given by the integral of the magnetic field $H$ along a path connecting the points:

$$
\begin{equation*}
y=\int_{s_{1}}^{x_{2}} H \cdot d t \tag{13.1}
\end{equation*}
$$

where $d f$ is a vector length element pointing in the direction of the path. The dot product yields the com-

Magnetic quantities


Fig. 13.1 Comparison of magnetic field $H, \mathrm{MMF} \Phi$, flux $\overline{\mathscr{F}}$, and flux density $B$, with the analogous electrical quanitics $E, V, I$, and $J$.
ponent of $H$ in the direction of the path. If the magnetic field is of uniform strength $H$ passing through an element of length $f$ as ilustrated, then Eq. (13.1) reduces to

$$
\begin{equation*}
\vec{F}=H \epsilon \tag{13.2}
\end{equation*}
$$

This is analogous to the electric field of uniform strength $E$, which induces a voltage $V=E \ell$ between wo points separated by distance $\ell$.

Figure 13.1 also illustrates a total magnetic flux $\Phi$ passing through a surface $S$ having area $A_{c}$. The total flux $\Phi$ is equal to the integral of the normal component of the flux density $B$ over the surface

$$
\begin{equation*}
\Phi=\int_{\text {strfote } s} B \cdot d A \tag{13.3}
\end{equation*}
$$

where $d A$ is a vector area element having direction normal to the surface. For a uniform flux density of magnitude $B$ as illustrated, the integral reduces to

$$
\begin{equation*}
\Phi=B A_{c} \tag{13.4}
\end{equation*}
$$

Flux density $B$ is analogous to the electrical current density $J$, and flux $\Phi$ is analogous to the electric current $I$. If a uniform current density of magnitude $J$ passes through a surface of area $A_{6}$, then the totat current is $I=J A_{c}$.

Faraday's law relates the voltage induced in a winding to the total flux passing through the interior of the winding. Figure 13.2 illustrales flux $\Phi(t)$ passing through the interior of a loop of wire. The loop encloses cross-sectional area $A_{c}$. According to Faraday's law, the fux induces a voltage $v(t)$ in the wire, given by

$$
\begin{equation*}
\nu(t)=\frac{d \Phi(\theta)}{d t} \tag{13.5}
\end{equation*}
$$

where the polarities of $v(t)$ and $\Phi(r)$ are defined according to the right-haud rule, as in Fig. 13.2. For a

Fig. 13.2 The voltage $w(f)$ induced in a loop of wire is related by Faraday"s law to the derivative of the total liux $\Phi(t)$ passing through the interior of the loop.

uniform flux distribution, we can express $v(t)$ in terms of the flux density $B(t)$ by substitution of Eq. (13.4):

$$
\begin{equation*}
v(t)=A_{c} \frac{d B(t)}{d t} \tag{13.6}
\end{equation*}
$$

Thus, the voltage induced in a winding is related to the flux $\Phi$ and flux density $B$ passing through the interior of the winding.

Lenz's law states that the voltage $w(t)$ induced by the changing flux $\Phi(t)$ in Fig. 13.2 is of the polarity that tends to drive a curtent through the loop to counteract the flux change. For example, consider the shorted loop of Fig. 13.3. The changing flux $\Phi(t)$ passing through the interior of the loop induces a voltage $\nu(t)$ around the loop. This voltage, divided by the impedance of the loop conductor, leads to a current $i(t)$ as illustrated. The current $i(t)$ induces a fux $\Phi^{\prime}(t)$, which tends to oppose the changes in $\Phi(f)$. Lenz's law is invoked later in this chapter, to provide a qualitative understanding of eddy curtent phenomena.

Ampere's law relates the current in a winding to the magnetomotive force $B$ and magnetic field $H$. The net MMF around a closed path of length $\mathcal{C}_{\mathrm{m}}$ is equal to the total current passing through the interior of the path. For example, Fig. 13.4 illustrates a magnetic core, in which a wire carrying current $i(t)$ passes through the window in the center of the core. Let us consider the closed path illustrated, which follows the magnetic field lines aronnd the interior of the core. Ampere's law states that

$$
\begin{equation*}
\int_{\text {thased rewh }} \quad H \text { d }=\text { total current passing through interior of path } \tag{13.7}
\end{equation*}
$$

The total current passing through the interior of the path is equal to the total current passing through the

Fig. 13.3 Illustration of Lenz's law in a shonted loop of wire. The fux $\Phi(r)$ induces current $t(0)$, which in turn generates flux $\Phi^{\prime}(t)$ that tends to oppose changes in $\Phi(t)$.


Fig. 13.4 The net MMF around a closed path is related by Ampere's law to the total curaent passing through the intcrior of the path.

window in the center of the core, or $i(t)$. If the magnetic field is uniform and of magnitude $H(t)$, then the integral is $H(B) e_{m}$. So for the example of Fig. 13.4, Eq. (13.7) reduces to

$$
\begin{equation*}
\bar{F}(t)=J(t) C_{u t}=J(t) \tag{13.8}
\end{equation*}
$$

Thus, the magnetic field strengh $H(t)$ is related to the winding current $a(t)$. We can view winding currents as sources of MMF. Equation (13.8) states that the MMF around the core, $\vec{V}_{(t)}(t)=H(t) \ell_{m}$, is equal to the winding current MMF $i(t)$. The total MMF around the closed loop, accounting for both MMFs, is zero.

The relationship between $\boldsymbol{B}$ and $\boldsymbol{H}$, or equivalently between $\Phi$ and $\bar{F}$, is determined by the core material characteristics. Figure 13.5 (a) illustrates the characteristics of free space, or air:

$$
\begin{equation*}
B=\mu_{0} H \tag{13.9}
\end{equation*}
$$

The quatity $\mu_{0}$ is the permeability of free space, and is equal to $4 \pi \cdot 10^{-7}$ Henries per meter in MKS units. Figure 13.5 (b) illustratcs the $B-H$ characteristic of a typical iron alloy under high-level sinusoidal steady-state excitation. The characteristic is highly nonlinear, and exhibits both hysteresis and saturation. The exact shape of the characteristic is dependent on the excitation, and is difficult to predict for arbitrary waveforms.

For purposes of analysis, the core material characteristic of Fig. $13.5(\mathrm{~b})$ is usually modeled by the linear or piecewise-linear characteristics of Fig. 13.6. In Fig. 13.6(a), hysteresis and saturation are ignored. The $B-H$ characteristic is then given by


Fig. $13.5 B-H$ characteristics: (a) of free space or air, (b) of a typical magnetic core material.


Fig. 13.6 Approximation of the $B-H$ characteristics of a magnetic core material: (a) by neglecting both hysteresis and saturation, (b) by neglecting hysteresis.

$$
\begin{align*}
& B=\mu_{H}  \tag{13.10}\\
& \mu=\mu_{r} \mu_{0}
\end{align*}
$$

The core material permeability $\mu$ can be expressed as the product of the relative permeability $\mu$, and of $\mu_{0}$. Typical values of $\mu_{r}$ lie in the range $10^{3}$ to $10^{5}$.

The piecewise-linear model of Fig. 13.6 (b) accounts for saturation but not hysteresis, The core material saturates when the magnitude of the flux densily $B$ exceeds the saturation flux densily $B_{s w}$. For $|B|<B_{s a u}$, the characteristic follows Eq. (I3.10). When $|B|>B_{\text {sum }}$, the model predicts that the core reverts to free space, with a characteristic having a much smaller slope approximately equal to $\mu_{0}$. Square-loop materials exhibit this type of abrupt-saturation characteristic, and additionally have a very Jarge relative permeability $\mu_{r}$. Soft materials exhibit a less abrupt saturation characteristic, in which $\mu$ gradually decreases as $H$ is increased. Typical values of $B_{\text {wat }}$ are 1 to 2 Tesla for iron laminations and silicon steel, 0.5 to 1 Tesla for powdered iron and molypermalloy materials, and 0.25 to 0.5 Tesla for ferrite materials.

Unit systems for magnetic quantities are summarized in Table 13.1. The MKS system is used throughout this book. The murationalized ces system also contimues to find some use Conversions between these systents are listed.

Figure 13.7 summarizes the relationships between the basic electrical and magnetic quantities of a magnetic device. The winding voltage $v(t)$ is related to the core flux and flux density via Faraday's

Table 13.1 Units for magnetic quantities

| Quantity | MKS | Unrationalized cgs | Conversions |
| :---: | :---: | :---: | :---: |
| Core material equation | $B=\mu_{0} \mu_{\mathrm{r}} H$ | $B=\mu_{\mathrm{T}} H$ |  |
| $B$ | Tesla | Gauss | i T $=10^{4} \mathrm{G}$ |
| $h$ | Anperc/meter | Oersted | $\mathrm{IA} / \mathrm{m}=4 \pi \cdot 10^{-3} \mathrm{Oe}$ |
| $\Phi$ | Weber | Maxwell | $\mathrm{Wb}=10^{8} \mathrm{Mx}$ |
|  |  |  | $\mathrm{T}=1 \mathrm{~Wb} / \mathrm{m}^{2}$ |

Fig. 13.7 Summaty of the steps in determination of the terminal electrical $i-v$ characteristics of a magnetic element.

law. The winding curtent $i(t)$ is related to the magnetic feld strength wia Ampere's law. The core material characteristics relate $B$ and $H$.

We can now determine the electrical terminal characteristics of the simple inductor of Fig. 13.8(a). A winding of $n$ turns is placed on a core having permeability $\mu$. Faraday's law states that the flux $\Phi(t)$ inside the core induces a voltage $v_{\text {turn }}(t)$ in each tum of the winding, given by

$$
\begin{equation*}
v_{t u m}(t)=\frac{d \Phi(d)}{d t} \tag{13,11}
\end{equation*}
$$

Since the same flux $\Phi(t)$ passes through each turn of the winding, the total winding voltage is

$$
\begin{equation*}
L(t)=n u_{u m r}(t)=n \frac{d \Phi(t)}{d t} \tag{13.12}
\end{equation*}
$$

Equation (13.12) can be expressed in terms of the average flux density $B(t)$ by substitution of Eq. (13.4):

$$
\begin{equation*}
v(t)=m A_{c} \frac{d B(t)}{d t} \tag{13.13}
\end{equation*}
$$

Fig. 13.8 Inductor example: (a) inductor geometry, (b) application of Ampere's law.
(a)

(b)

where the average flux density $B(t)$ is $\Phi(t) / A_{c}$.
The use of Ampere's law is illustrated in Fig. 13.8(b). A closed path is chosen which follows an average magnetic field line around the interior of the core. The length of this path is called the mean magnetic path length $\ell_{m}$. If the magnetic feld strength $H(t)$ is uniform, then Ampere's law slates that $H \ell_{m}$ is equal to the total current passing through the interior of the path, that is, the net current passing through the window in the center of the core. Since there are $n$ turns of wire passing through the window, each carrying current $i(t)$, the net current passing through the window is ni(t). Hence, Ampere's law states that

$$
\begin{equation*}
H(t) C_{m}=m(f) \tag{13.14}
\end{equation*}
$$

Let us model the core material characteristics by neglecting hysteresis but accounting for saturation, as follows:

$$
B= \begin{cases}B_{\text {sut }} & \text { for } H \geq B_{\text {sur }} / \mu  \tag{13.15}\\ \mu H & \text { for }|H|<B_{\text {sur }} / \mu \\ -B_{\text {sum }} & \text { for } H \leq-B_{\text {sur }} / \mu\end{cases}
$$

The $B-H$ characteristic suturated slope $\mu_{0}$ is much smaller than $\mu$, and is ignored here. A characteristic similar to Fig. $13.6(b)$ is obtained. The current magnitude $I_{\text {vas }}$ at the onset of saturation can be found by substitution of $H=B_{s a p} / \mu$ into Eq . (13.14). The result is

$$
\begin{equation*}
I_{s a t}=\frac{B_{s a t} t_{m}}{\mu m} \tag{13.16}
\end{equation*}
$$

We can now eliminate $B$ and $H$ from Eqs. (13.13) to (13.15), and solve for the electrical terminal characteristics. For $|I|<I_{s a t} B=\mu H$. Equation (13.13) then becomes

$$
\begin{equation*}
V(f)=\mu n A_{i} \frac{d H(t)}{d t} \tag{13.17}
\end{equation*}
$$

Substitution of Eq. (13.14) into Eq. (13.17) to eliminate $H(t)$ then leads to

$$
\begin{equation*}
v(t)=\frac{\mu^{2} A_{c}}{\ell_{n 2}} \frac{d i(t)}{d t} \tag{13.18}
\end{equation*}
$$

which is of the form

$$
\begin{equation*}
v(t)=L \frac{d(t)}{d t} \tag{13.19}
\end{equation*}
$$

with

$$
\begin{equation*}
L=\frac{\mu n^{2} A_{c}}{l_{m}} \tag{13.20}
\end{equation*}
$$

So the device behaves as an inductor for $|I|<I_{\text {sur }}$. When $|I|>l_{y a n}$, then the flux density $B(t)=B_{\text {sat }}$ is constant. Faraday's law states that the terminal voluge is then

$$
\begin{equation*}
\mathrm{w}(t)=n A_{e} \frac{d B_{s a}}{d t}=0 \tag{13.21}
\end{equation*}
$$

When the core saturates, the magnetic device behavior approaches a short circuit. The device behaves as an inductor onty when the winding current magnitude is less than $I_{\text {sac }}$. Practical inductors exhibit some small residual inductance due to their nonzero saturated permeabilities; nonetheless, in saturation the inductor impedance is greatly reduced, and large inductor currents may result.

### 13.1.2 Magnetic Circuits

Figure $13.9(a)$ illustrates uniform flux and magnetic field inside a element having permeability $\mu$, length $\ell$, and cross-sectional area $A_{c}$. The MMF between the two ends of the element is

$$
\begin{equation*}
\bar{s}=H \epsilon \tag{13.22}
\end{equation*}
$$

Since $H=B / \mu$ and $B=\Phi / A_{c}$, we can express $\mathscr{F}$ as

$$
\begin{equation*}
\ddot{\mathscr{F}}=\frac{\ell}{\mu A_{\varepsilon}} \Phi \tag{13.23}
\end{equation*}
$$

This equation is of the form

$$
\begin{equation*}
\mathscr{F}=\Phi \mathscr{f} \tag{13.24}
\end{equation*}
$$

with

$$
\begin{equation*}
\mathscr{H}=\frac{\ell}{\mu A_{6}} \tag{1325}
\end{equation*}
$$

Equation (1324) resembles Ohm's law. This equation states that the magnetic flux thtough an element is proportional to the MMF across the element. The constant of proportionality, or the reluctance $\mathscr{M}$, is analogous to the resistance $R$ of an electrical conductor. Indeed, we can construct a lumped-element magnetic circuit model that corresponds to Eq. (13.24), as in Fig. 139(b). In this magnetic circuit model, voltage and current are replaced by MMF and flux, while the element characteristic, Eq. (13.24), is represented by the analog of a resistor, having reluctance $\mathscr{A}$.

Complicated magnetic structures, composed of maltiple windings and multiple heterogeneous


Fig. 13.9 An element containing magnetic flux (a), and its equivalent magnetic circuit (b).


Fig. 13.10 Kirchoff's current Law, applied to magnetic circuits: the net flux entering a node must be zero: (a) physical element, in which three legs of a core meet at a node; (b) magnetic circuit model.
elements such as cores and air gaps, can be represonted using equivalent magnetic circuits. These magnetic circuits can then be solved using conventional circuit analysis, to determine the various fluxes, MMFs, and terminal voltages and cuments. Kirchoff's laws apply to magnetic circuits, and follow directly from Maxwell's equations. The analog of Kirchoff's current law holds because the divergence of $B$ is zero, and hence magnetic flux lines are continuous and cannot end. Therefore, any flux line that enters a node must leave the node. As illustrated in Fig. 13.10, the total flux entering a node must be zero. The analog of Kirchof's voltage law follows from Ampere's law, Eq. (13.7). The left-hand-side integral in Eq. (13.7) is the sum of the MMFs across the reluctances around the closed path. The right-hand-side of Eq , ( 13.7 ) states that currents in windings are sources of MMF. An $n$-turn winding carrying current i(t) can be modeled as an MMF source, analogous to a voltage source, of value mi(f). When these MMF sources are included, the rotal MMF around a closed path is zero.

Consider the inductor with air gap of Fig. 13.1](a). A closed path following the maguetic field lines is illustrated. This path passes through the core, of permeability $\mu$ and length $\boldsymbol{\ell}_{c}$, and across the air gap, of permeability $\mu_{0}$ and length $c_{6}$. The cross-sectional areas of the core and air gap are approximately equal. Application of Ampere's law for this path leads to

$$
\begin{equation*}
\vec{F}_{c}+\vec{F}_{g}=n i \tag{1326}
\end{equation*}
$$

where ${\overrightarrow{F_{c}}}_{c}$ and $\left\langle\bar{y}_{g}\right.$ are the MMFs across the core and air gap, respectively. The core and air gap characteristics can be modeled by reluctances as in Fig. 13.9 and Eq. (13.25); the core reluctance $\mathscr{R}_{c}$ and air gap reluctance $A_{g}$ are given by


Fig. 13.11 Inductor with air gap example: (a) physical geometry, (b) magnetic circuit model.

$$
\begin{align*}
& \mathcal{A}_{v}=\frac{t_{c}}{\mu_{A_{c}}}  \tag{13,27}\\
& A_{g}=\frac{\ell_{g}}{\mu_{4} A_{\varepsilon}}
\end{align*}
$$

A magnetic circuit corresponding to Eqs. (13.26) and (13.27) is given in Fig. 13.11(b). The winding is a source of MMF, of value $n$. The core and ar gap reluctances are effectively in series. The solution of the magnetic circuit is

$$
\begin{equation*}
n i=\Phi\left(m_{\mathrm{c}}+{x_{s}}_{q}\right) \tag{13.28}
\end{equation*}
$$

The flux $\Phi(t)$ passes through the winding, and so we can use Faraday's law to write

$$
\begin{equation*}
v(t)=n \frac{d \Phi(t)}{d t} \tag{13.29}
\end{equation*}
$$

Use of Eq. (13.28) to eliminate $\Phi(f)$ yields

$$
\begin{equation*}
v(t)=\frac{n^{2}}{\mathscr{H}_{5}+\mathscr{F}_{g}} \frac{d t(t)}{d t} \tag{13.30}
\end{equation*}
$$

Therefore, the inductance $L$ is

$$
\begin{equation*}
L=\frac{n^{2}}{\dot{A}_{c}+g_{g}} \tag{13.31}
\end{equation*}
$$

The air gap increases the total reluctance of the magnetic circuit, and decreases the inductance.
Air gaps are employed in practical inductors for two reasons. With no air gap ( $\mathscr{A}_{g}=0$ ), the inductance is directly proportional to the core permeability $\mu$. This quantity is dependent on temperature and operating point, and is difficult to control. Hence, it may be difficult to construct an inductor having a well-controlled value of $L$. Addition of an air gap having a reluctance $\mathscr{H}_{g}$ greater than $\mathscr{A}_{c}$ causes the value of $L$ in Eq . (13.31) to be insensitive to variations in $\mu$.

Addition of an air gap also allows the inductor to operate at higher values of winding current $i(t)$ without saturation. The total lux $\Phi$ is plotted vs. the winding MMF $m$ in Fig. 13.12. Since $\Phi$ is proportional to $B$, and when the core is not saturated $n i$ is proportional to the magnetic field strength $H$ in the

Fig. 13.12 Effect of air gap on the magnetic circuit $\Phi$ vs, mi characteristics. The air gap increases the current $t_{\text {sat }}$ at the onset of core saturation.

core, Fig. 13.12 has the same shape as the core $B-H$ characteristic. When the core is not saturated, $\Phi$ is related to $n i$ according to the linear relationship of Eq . (13.28). When the core saturates, $\Phi$ is equal to

$$
\begin{equation*}
\Phi_{s a i}=B_{s a x} A_{c} \tag{13.32}
\end{equation*}
$$

The winding current $I_{\text {sat }}$ at the onset of saturation is found by substitution of Eq. (13.32) into (13.28):

$$
\begin{equation*}
I_{s u s}=\frac{B_{s u r} A_{c}}{n}\left(\mathscr{R}_{\mathrm{c}}+\mathscr{S}_{\underline{g}}\right) \tag{13.33}
\end{equation*}
$$

The $\Phi$-ni characteristics are ploted in Fig. 13.12 for two cases: (a) air gap present, and (b) no air gap $\left(\mathscr{R}_{\mathrm{g}}=0\right)$. It can be seen that $I_{\text {sur }}$ is increased by addition of an air gap. Thus, the air gap allows increase of the saturation current, at the expense of decreased inductance.

### 13.2 TRANSFORMER MODELING

Consider next the two-winding transformer of Fig. 13.13. The core has cross-sectional area $A_{c}$, mean magnetic path length $\hat{\ell}_{m}$, and permeability $\mu$. An equivalent magnetic circuit is given in Fig. 13.14. The core reluctance is

$$
\begin{equation*}
\mathscr{H}=\frac{\hat{l}_{\mathrm{s}}}{\mu A_{\varphi}} \tag{13,34}
\end{equation*}
$$

Since there are two windings in this example, it is necessay to determine the relative polanities of the MMF generators. Ampere's law states that

$$
\begin{equation*}
\hat{F}_{c}=n_{1} i_{1}+n_{2} i_{2} \tag{13.35}
\end{equation*}
$$

Fig. 13.13 A two-winding transtonner.


Fig. 13.14 Magnetic circuit that models the two-winding transformer of Fig. 13.13.


The MMF gencrators are additive, because the cunents $i_{1}$ and $i_{2}$ pass in the same direction through the core window. Solution of Fig. 13.14 yields

$$
\begin{equation*}
\Phi \cdot \bar{R}=n_{1} i_{1}+n_{2} i_{2} \tag{13.36}
\end{equation*}
$$

This expression could also be obtained by substitution of $\boldsymbol{F}_{r}=\Phi / \pi$ into Eq. (13.35).

### 13.2.1 The Ideal Transformer

 also approach zero. Equation (13.35) then becomes

$$
\begin{equation*}
0=n_{1} i_{1}+n_{2} i_{2} \tag{13.37}
\end{equation*}
$$

Also, by Faraday's law, we have

$$
\begin{align*}
& \nu_{1}=n_{1} \frac{d \Phi}{d t}  \tag{13.38}\\
& v_{2}=n_{2} \frac{d \Phi}{d t}
\end{align*}
$$

Note that $\Phi$ is the same in both equations above: the same total flux links both windings. Elimination of $\Phi$ leads to

$$
\begin{equation*}
\frac{d \Phi}{d t}=\frac{v_{1}}{n_{1}}=\frac{v_{2}}{n_{2}} \tag{13.39}
\end{equation*}
$$

Equations (13.37) and (13.39) are the equations of the ideal transformer:

$$
\begin{equation*}
\frac{v_{1}}{n_{1}}=\frac{v_{2}}{n_{2}} \quad \text { and } \quad n_{1} i_{1}+n_{2} i_{2}=0 \tag{13.40}
\end{equation*}
$$



Fig. 13.15 Ideal transformer symbol.

The ideal transformer symbol of Fig. 13.15 is detined by Eq . (13.40).

### 13.2.2 The Magnetizing Inductance

For the actual case in which the core reluctance in is nonzero, we have

$$
\begin{equation*}
\Phi \tilde{I}_{1}=n_{1} i_{1}+n_{2} i_{2} \quad \text { with } \quad v_{1}=n_{1} \frac{d \Phi}{d t} \tag{13.41}
\end{equation*}
$$

Elimination of $\Phi$ yields

$$
\begin{equation*}
v_{1}=\frac{n_{1}^{2}}{\Delta h} \frac{d}{d t}\left[i_{1}+\frac{n_{2}}{n_{1}} i_{2}\right] \tag{13.42}
\end{equation*}
$$



Fig. 13.16 Transformer model including magnetizing inductance.
This equation is of the form

$$
\begin{equation*}
v_{1}=L_{k} \frac{d i_{M H}}{d t} \tag{13,43}
\end{equation*}
$$

where

$$
\begin{align*}
& L_{M}=\frac{n_{1}^{2}}{\mathscr{R}}  \tag{13.44}\\
& i_{M}=i_{1}+\frac{n_{2}}{n_{1}} i_{2}
\end{align*}
$$

are the magnetizing inductance and magnetizing current, reforred to the primary winding. An equivalent circuit is illustrated in Fig. 13.16.

Figure 13.16 coincides with the transformer model introduced in Chapter 6. The magnetizing inductance models the magnetization of the core material. It is a real, physical inductor, which exhibits saturation and hysteresis. All physical transformers must contain a magnetizing inductance. For example, suppose that we disconnect the secondary winding. We are then left with a single winding on a magnetic core-an inductor. Indeed, the equivalent circuit of Fig. 13.16 predicts this behavior, via the magnetizing inductance. The magnetizing current causes the ratio of the winding corrents to differ from the tums ratio.

The transformer saturates when the core flux density $B(t)$ exceeds the saturation Ilux density $B_{\text {sur }}$. When the transformer saturates, the magnetizing current $i_{M}(t)$ becomes large, the impedance of the magnetizing inductance becomes small, and the transformer windings become short circuits. It should be noted that large winding currents $i_{1}(t)$ and $i_{2}(t)$ do not necessarily cause saturation: if these currents obey Eq. (13.37), then the mngnetizing current is zero and there is no net magnetization of the core. Rather, saturation of a transfommer is a function of the applied volt-seconds. The magnetizing current is given by

$$
\begin{equation*}
i_{M}(t)=\frac{1}{L_{M}} \int v_{l}(t) d t \tag{13.45}
\end{equation*}
$$

Altematively, Eq. (13.45) can be expressed in terms of the core flux density $B(t)$ as

$$
\begin{equation*}
B(t)=\frac{1}{n_{1} A_{c}} \int v_{1}(\eta) d t \tag{13.46}
\end{equation*}
$$

The flux density and magnetizing curtent will become large cnough to saturate the core when the applied volt-seconds $\lambda_{1}$ is too large, where $\lambda_{1}$ is defined for a periodic ac vollage waveform as

$$
\begin{equation*}
\lambda_{1}=\int_{t_{1}}^{t_{2}} v_{1}(t) d t \tag{13.47}
\end{equation*}
$$

The limits are chosen such that the integral is taken over the positive portion of the applied periodic voltage waveromn.

To fix a saturating transformer, the flux density should be decreased by increasing the number of turns, or by increasing the core cross-sectional area $A_{\text {. }}$. Adding an air gap has no eflect on saturation of conventional transformers, since it does not modify Eq. (13.46). An air gap simply makes the transformer less ideal, by decreasing $L_{M}$ and increasing $i_{M}(t)$ without changing $B(t)$. Saturation mechanisms in transformers differ from those of inductors, hecause transformer saturation is determined by the applied wind. ing voltage waveforms, rather than the applied winding cunents.

### 13.2.3 Leakage Inductances

In practice, there is some flux which links one winding but not the other, by "leaking" into the air or by some other mechanism. As illustrated in Fig. 13.17, this flux leads to leakage inductance, i.e., additional effective inductances that are in series with the windings. A topologically equivalent structure is illustrated in Fig. 13.17(b), in which the leakage fluxes $\Phi_{i_{1}}$ and $\Phi_{t 2}$ are shown explicitly as separate inductors.
(a)

(b)


Fig. 13.17 Leakage flux in a two-winditg transformer: (a) transformer geometry, (b) an equiwalent system.


Fig. 13.18 Two-winding transformer equivalent circuit, including magnetizing inductance referred to primary, and primary and secondary leakage inductances.

Figure 13.18 illustrates a transformer electrical equivalent circuit model, including series inductors $L_{E_{1}}$ and $L_{c_{2}}$ which model the leakage inductances. These leakage inductances cause the terminal voltage ratio $v_{2}(t) v_{1}(t)$ to differ from the ideal turns ratio $n_{2} / n_{1}$. In general, the terminal equations of a twowinding transformer can be written

$$
\left\{\begin{array}{l}
v_{1}(t)  \tag{13.48}\\
v_{2}(t)
\end{array}\right]=\left[\begin{array}{ll}
L_{11} & L_{12} \\
L_{12} & L_{22}
\end{array}\right] \frac{d}{d t}\left[\begin{array}{l}
i_{1}(t) \\
i_{2}(t)
\end{array}\right]
$$

The quantity $L_{12}$ is called the mutual inductance, and is given by

$$
\begin{equation*}
L_{\mathrm{i} 2}=\frac{n_{\mathrm{i}} n_{2}}{\mathscr{F}}=\frac{n_{2}}{n_{1}} L_{M} \tag{13.49}
\end{equation*}
$$

The quantities $L_{11}$ and $L_{22}$ are called the primary and secondary self-inductances, given by

$$
\begin{align*}
& L_{11}=L_{61}+\frac{n_{1}}{n_{2}} L_{12}  \tag{13.50}\\
& L_{12}=L_{C 2}+\frac{n_{2}}{n_{1}} L_{12}
\end{align*}
$$

Note that Eq. (13.48) does not explicitly identify the physical turns ratio $n_{2} / n_{1}$. Rather, Eq. (13.48) expresses the transformer behavior as a function of electrical quantities alone. Equation (13.48) can be used, however, to define the effective iurns ratio

$$
\begin{equation*}
n_{e}=\sqrt{\frac{L_{22}}{L_{11}}} \tag{13.51}
\end{equation*}
$$

and the coupling coefficient

$$
\begin{equation*}
k=\frac{L_{12}}{\sqrt{L_{11} L_{22}}} \tag{13.52}
\end{equation*}
$$

The coupling coefficient $k$ lies in the range $0 \leq k \leq 1$, and is a measure of the degree of magnetic coupling between the primary and secondary windings. In a transformer with perfect coupling, the lcakage inductances $L_{i 1}$ and $L_{e \underline{2}}$ are zero. The coupling coefficient $k$ is then equal to 1 . Construction of low-voltage transformers having coupling coefficients in excess of 0.99 is quite feasible. When the coupling coefficient is close to 1 , then the effective turns ratio $n_{e}$ is approximately equal to the physical turns ratio $n_{2} / n_{1}$.

### 13.3 LOSS MECHANISMS IN MAGNETIC DEVICES

### 13.3.1 Core Loss

Energy is required to effect a change in the magnetization of a core material. Not all of this energy is recoverable in electrical form; a faction is lost as heat. This power loss can be observed electrically as hysteresis of the $B-H$ loop.

Consider an $n$-turn inductor excited by periodic waveforms $v(t)$ and $i(t)$ having frequency $f$. The net energy that flows into the inductor over one cycle is

$$
\begin{equation*}
W=\int_{i \operatorname{mec} e \mathrm{cute}} v(t)(t) d t \tag{13.53}
\end{equation*}
$$

We can relate this expression to the core $B-H$ characteristic: substitute $B(t)$ for $w(t)$ using Faraday's law, Eq. (13.13), and substitute $H(t)$ for $i(t)$ using Ampere's law, i.e. Eq. (13.14):

$$
\begin{align*}
W & =\int_{\text {ine cyde }}\left(n A_{\varepsilon} \frac{d B(t)}{d t}\right)\left(\frac{H(t))_{m}}{R}\right)_{d t}  \tag{13.54}\\
& =\left(A_{c} \ell_{m}\right) \int_{\text {Dere cyde }} H d B
\end{align*}
$$

The term $A_{c} \ell_{m}$ is the volume of the core, white the integral is the area of the $B-H$ loop:

$$
\begin{equation*}
\text { (energy lost per cycle) }=(\text { core volume })(\text { area of } B-H \text { loop }) \tag{13.55}
\end{equation*}
$$

The hysteresis power loss $P_{H}$ is equal to the energy lost per cycle, multiplied by the excitation frequency $f$ :

$$
\begin{equation*}
P_{H}=(f)\left(A \ell_{\mathrm{M}} \mathrm{~h}\right) \int_{\text {wre cetir }} H d B \tag{13.56}
\end{equation*}
$$

To the extent that the size of the hysteresis loop is independent of frcquency, hysteresis loss increases directly with operating frequency.

Magnetic core materials are iron alloys that, unfortunately, are also good electrical conductors. As a result, ac magnetic fields can cause electrical eddy currents to flow within the core material itself. An example is illustrated in Fig. 13.19. The ac flux $\Phi(t)$ passes through the core. This induces eddy currents $i(t)$ which, according to Lenz's law, flow in paths that oppose the time-varying flux $\Phi(0)$. These eddy currents cause $i^{2} R$ losses in the resistance of the core


Fig. 13.19 Eddy curcents in an iron core. matcrial. The eddy current losses are especially significant in high-frequency applications.

According to Faraday's taw, the ac flux $\Phi(t)$ induces volage in the core, which drives the current around the paths illustrated in Fig. 13.19. Since the induced voltage is proportional to the derivative of the flux, the voltage magnitude increases directly with the excitation frequency $f$. If the impedance of
the core material is purely resistive and independent of frequency, then the magnitude of the induced eddy currents also increases directly with $f$. This implies that the $i^{2} R$ eddy current losses should increase as $f^{2}$. In power ferrite materials, the core material impedance magnitude actually decreases with increasing $f$. Over the usefu! frequency range, the eddy corrent losses typically increase faster than $f^{2}$.

There is a basic tradeoff between saturation flux density and core loss. Use of a high operating flux density leads to reduced size, weight, and cost. Silicon steel and similar materials exhibit saturation flux densities of 1.5 to 2 T . Unfortunately, these core materials exhibit high core loss. In particular, the low resistivity of these materials leads to high eddy current loss. Hence, these materials are suitable for filler inductor and low-frequency transformer applications. The core material is produced in laminations or thin ribbons, to reduce the eddy current magnitude. Other fetrous alloys may contain molybdenum, cobalt, or oher elements, and exhibit somewhat lower core loss as well as somewhat lower saturation flux densities.

Iron alloys are also employed in powdered cores, containing ferromagnetic particles of sufficiently sinall diameter such that eddy cutrents are snall. These particles are bound together using an insulating medium. Powdered iron and molybdenum permalloy powder cores exhibit typical saturation flux densities of 0.6 to 0.8 T , with core losses significantly lower than laminated ferrous alloy matcrials. The insulating medium behaves effectively as a distributed air gap, and hence these cores have relatively low permeability. Powder cores find application as transfotmers at frequencies of several kH 2 , and as filicr inductors in high [requency ( 100 kHz ) switching converters.

Amorphous alloys cxhibit low hysteresis loss. Core conductivity and eddy current losses are somewhat lower than ferrous alloys, but higher than ferrites. Saturation flux densities in the range 0.6 to 1.5 T are obtained.

Ferrite cores are ceramic materials having low saturation flux density, 0.25 to 0.5 T . Their resistivities are much higher than other materials, and hence eddy current losses are much smaller. Manganese-zinc ferrite cores find widespread use as inductors and transformers in converters having switching frequencies of 10 kHz to 1 MHz . Nickel-zinc ferrite materials can be employed at yet higher frequencies.

Figure 13.20 contains typical total core loss data, for a centain ferrite material, Power loss density, in Watts per cubic centimeter of core material, is plotted as a function of sinusoidal excitation frequency $f$ and peak ac flux density $\Delta B$. At a given frequency, the core loss $P_{f c}$ can be approximated by an empirical function of the form

$$
\begin{equation*}
P_{f k}=K_{5 k}(\Delta B)^{B} A_{\mathrm{c}} \iota_{m} \tag{13.57}
\end{equation*}
$$

The parameters $K_{f t}$ and $\beta$ are determined by fitfing Eq. (13.57) to the manufacturer's published data. Typical values of $\beta$ for ferrite materials


Fig. 13.20 Typical core loss data for a high-frequency power ferrite material Power lass density is plotted vs peak ac flux density $\Delta B$, for sinusoidal excitation. operating in their intended range of $\Delta B$ and $f$ lie in the range 2.6 to 2.8 . The constant of proportionality $K_{f k}$ increases rapidy with excitation frequency $f$. The dependence of $K_{f e}$ on $f$ can also be approximated by empirical formulae that are fitted to the manu-
facturer's published data; a fouth-order polynonial or a function of the form $K_{\text {feo }} f^{\xi}$ are somelimes employed for this purpose.

### 13.3.2 Low-Frequency Copper Loss

Significant loss also occurs in the resistance of the copper windings. This is also a major determinant of the size of a magnetic device: if copper loss and winding resistance were imelevant, then inductor and transformer elements could be made arbitrarily small by use of many small tums of small wire.

Figure 13.21 contains an equivalent circuit of a winding, in which element $R$ models the winding resistance. The copper loss of the winding is

$$
\begin{equation*}
P_{c \mathrm{rr}}=I_{r i u s}^{2} R \tag{13.58}
\end{equation*}
$$

where $I_{m s}$ is the rms value of $i(f)$. The de resistance of the winding conductor can be expressed as

$$
\begin{equation*}
R=\rho \frac{C_{b}}{A_{w}} \tag{13.59}
\end{equation*}
$$



Fig. 13,21 Winding equivalent circuit that models copper lass.

Where $A_{w}$ is the wire bare cross-sectional area, and $\ell_{b}$ is the length of the wire. The resistivity $\rho$ is equal to $1.724 \cdot 10^{-6} \Omega-\mathrm{cm}$ for soft-annealed copper at room temperature. This resistivity increases to $2.3 \cdot 10^{-6} \Omega-\mathrm{cm}$ al $100^{\circ} \mathrm{C}$.

### 13.4 EDDY CURRENTS IN WINDING CONDUCTORS

Eddy currents also cause power losses in winding conductors. This can lead to copper losses significantly in excess of the value predicted by Eqs. (13.58) and (13.59). The specific conductor eddy current mechamisms are called the skin effect and the proximity effect. These mechanisms are most pronounced in highcurrent conductors of multi-layer windings, particularly in high-frequency converters.

### 13.4.1 Introduction to the Skin and Proximity Effects

Figure $13.22(a)$ illustrates a current $i(0)$ flowing through a solitary conductor. This current induces magnetic flux $\Phi(t)$, whose flux lines follow circular paths around the current as shown. According to Lenz's law, the ac flux in the conductor induces eddy currents, which flow in a manner that tends to oppose the ac flux $\Phi(t)$. Figure $13.22(\mathrm{~b})$ illustrates the paths of the eddy cornents. It can be seen that the eddy currents tend to reduce the net current density in the center of the conductor, and increase the net current density near the surface of the conductor.

The curent distribution within the conductor can be found by solution of Maxwell's equations. For a sinusoidal current $i(f)$ of frequency $f$, the result is that the current density is greatest at the surface of the conductor. The current density is an exponentially decaying function of distance into the conductor, with characteristic length $\delta$ known as the penetration depth or skin depth. The penetration depth is given by


Fig. 13.22 The skin effect: (a) current $i(f)$ induces fux $\Phi(t)$, which in turn induces eddy currents in conductor; (b) the eddy curents tend to oppose the current i(t) in the center of the wire, and increase the current on the surface of the wire.

$$
\begin{equation*}
\delta=\sqrt{\frac{\rho}{\pi \mu \tilde{f}}} \tag{13,60}
\end{equation*}
$$

For a copper conductor, the permeability $\mu$ is equal to $\mu_{0}$, and the resistivity $\rho$ is given in Section 13.3.2. At $1000^{\circ} \mathrm{C}$, the penetration depth of a copper conductor is

$$
\begin{equation*}
\delta=\frac{7.5}{\sqrt{f}} \mathrm{~cm} \tag{13.61}
\end{equation*}
$$

with $f$ expressed in Hz. The penetration depth of copper conductors is plotted in Fig. 13.23, as a function of frequency $f$. For comparison, the wire diameters $d$ of standard American Wire Gauge (AWG) conductors are also listed. It can be seen that $d / \delta=1$ for AWG $\# 40$ at approximately 500 kHz , while $d / \delta=1$ for


Fig. 13.23 Penetration depth $\delta$, as a function of frequency $f$, for copper wire.

AWG \#22 at approximately 10 kHz .
The skin effect causes the resistance and copper loss of solitary large-diameter wires to increase at high frequency. High-frequency currents do not penetrate to the center of the conductor. The curtent crowds at the surface of the wire, the inside of the wire is not utilized, and the effective wire cross-sectional area is reduced. However, the skin effect alone is not sufficient to explain the increased high-frequency copper losses observed in tuultiple-layer transformer windings.

A conductor that carries a high-frequency current $i(t)$ induces copper loss in a adjacent conductor by a phenomenon known as the proximity effect. Figure 13.24 illustrates two copper foil conductors that are placed in close proximity to each other. Conductor 1 carries a higl-frequency sinusoidal current $i(t)$, whose penetration depth $\delta$ is much smaller than the thickness $h$ of conductors 1 or 2 . Conductor 2 is open-circuited, so that it carries a net current of zero. However, it is possible for eddy curtents to be induced in conductor 2 by the current $i(t)$ flowing in conductor $I$.

The curtent $i(t)$ flowing in conductor 1 generates a flux $\Phi(t)$ in the space between conductors 1 and 2 ; this flux attempts to penetrate conductor 2. By Lenz's law, a current is induced on the adjacent (left) side of conductor 2, which tends to oppose the flux $\Phi(t)$. If the conductors are closely spaced, and if $h>\delta$, then the induced curreut will be equal and opposite to the curtent $i(t)$, as illustrated in Fig. 13.24.

Since conductor 2 is open-circuited, the net current in conductor 2 must be zero. Therefore, a cuirent $+i(t)$ flows on the rightside surface of conductor 2 . So the current fowing in conductor 1 induces a current that circulates on the surfaces of conductor 2 .

Figure 13.25 itlustrates the proximity effect in a simple transformer winding. The primary winding consists of lhree series-connected turns of copper foil, having thickness $h \geqslant \delta$, and carrying net current $i(t)$. The secondary winding is identical; to the extent that the magnetizing current is small, the secondary lutus carry net current $-i(t)$. The windings are sunounded by a magnetic core material that encloses the mutual flex of the transformer.

The high-frequency sinusoidal current $i(f)$ tows on the right surface of primary layer $I$, adjacent to layer 2 . This induces a copper loss in layer 1, which can be calculated as follows. Let $R_{d d}$ be the do resistance of layer I , given by Eq. (13.59), and let $I$ be the rms value of $i(t)$. The skin effect causes the copper loss in layer I to be equal to the loss in a conductor of thickness $\delta$ with uniform current density. This reduction of the conductor thickness from $h$ to 8 effectively increases the resistance by the same factor. Hence, layer 1 can be viewed as having an "ac resistance" given by

$$
\begin{equation*}
R_{\mathrm{oc}}=\frac{h}{\delta} R_{\mathrm{dc}} \tag{13.62}
\end{equation*}
$$

The copper loss in layer 1 is

$$
\begin{equation*}
P_{1}=I^{3} R_{u c} \tag{13.63}
\end{equation*}
$$

The proximity effect causes a current to be induced in the adjacent (left-side) surface of primary layer 2 , which tends to oppose the flux generated by the current of layer I. If the conductors are closely spaced, and if $h \geqslant \delta$, then the induced current will be equal and opposite to the curtent $i(t)$, as illustrated


Fig. 13.25 A simple transformer example illustrating the proximity effect: (a) core and winding geometry, (b) distribution of curtents on surfaces of conductors.
in Fig. 13.25. Hence, current - $i(t)$ flows on the left surface of the second layer. Since layers 1 and 2 are connected in series, they must both conduct the same net cument $i(t)$. As a rcsult, a curent $+2 i(t)$ must flow on the right-side surface of layer 2.

The current flowing on the left surface of layer 2 has the same magnitude as the current of layer 1 , and hence the copper loss is the same: $P_{1}$. The current flowing on the right surface of layer 2 has rms magnitude $2 I$; hence, it induces copper loss $(2 I)^{2} R_{a c}=4 P_{1}$. The total copper loss in primary layer 2 is therefore

$$
\begin{equation*}
P_{2}=P_{1}+4 P_{1}=5 P_{1} \tag{13.64}
\end{equation*}
$$

The copper loss in the second layer is five times as large as the copper loss in the first layer!
The current $2 i(t)$ flowing on the right surface of layer 2 induces a flux $2 \Phi(t)$ as illustrated in Fig. 13.25. This causes an opposing current $-2 i(t)$ to flow on the adjacent (left) surface of primary layer 3 . Since layer 3 must also conduct net current $i(t)$, a current $+3 i(t)$ flows on the right surface of layer 3 . The total copper loss in layer 3 is

$$
\begin{equation*}
P_{3}=\left(2^{2}+3^{2}\right) P_{\mathrm{t}}=13 P_{1} \tag{13.65}
\end{equation*}
$$

Likewise, the copper loss in layer $m$ or a multiple-layer winding can be written

$$
\begin{equation*}
P_{m}=I^{2}\left([m-1)^{2}+m^{2}\right]\left(\frac{h}{\delta} R_{d c}\right) \tag{13.66}
\end{equation*}
$$

It can be seen that the copper loss compounds very quickly in a multiple-layer winding.
The total copper loss in the thee-layer primaty winding is $P_{1}+5 P_{1}+13 P_{1}$, or $19 P_{1}$, More generally, if the winding contains a total of $M$ layers, then the total copper loss is

$$
\begin{align*}
P & \left.\left.=I^{2}\left(\frac{h}{\delta} R_{d c}\right) \sum_{m=1}^{M} \right\rvert\,(m-1)^{2}+m^{2}\right]  \tag{13.67}\\
& =i^{2}\left(\frac{h}{\delta} R_{d c}\right) \frac{M}{3}\left(2 M^{2}+1\right)
\end{align*}
$$

If a de or low-frequency ac current of rms amplitude $I$ were applied to the $M$-layer winding, its copper loss would be $P_{d c}=I^{2} M R_{d c}$. Hence, the proximity effect increases the copper loss by the factor

$$
\begin{equation*}
F_{R}=\frac{\boldsymbol{P}}{P_{d}}=\frac{1}{3}\left\{\frac{h}{\delta}\right),\left(2 M^{2}+1\right) \tag{13.68}
\end{equation*}
$$

This expression is valid for a foil winding having $h>8$.
As illustrated in Fig. 13.25, the currents in the secondary winding are symmetrical, and hence the secondary winding has the same conduction loss.

The example above, and the associated equations, are limited to $h \geqslant \delta$ and to the winding geometry shown. The equations do not quantify the behavior for $h-\delta$, nor for round conductors, nor are the equations sufficjently general to cover the more complicated winding geometries often encountered in the magnetic devices of switching converters. Optimum designs may, in fact, occur with conductor thickncsses in the vicinity of one penetration depth. The discussions of the following sections allow computation of proximity losses in more general circumstances.

### 13.4.2 Leakage Flux in Windings

As described above, an extemally-applied magnetic field will induce eddy currents to flow in a conductor, and thereby induce copper loss. To understand how magnetic fields are oriented in windings, let us consider the simple two-winding transformer illustrated in Fig. 13.26. In this example, the core has large permeability $\mu>\mu_{0}$. The primary winding consists of eight turns of wire artanged in two layers, and each turn carries current $i(t)$ in the direction indicated. The secondary winding is identical to the primary winding, except that the current polarity is reversed.

Flux lines for typical operation of this transformer are sketched in Fig. 13.26(b). As described in Section 13.2 , a relatively large mutual flux is present, which magnetizes the core. In addition, leakage flux is present, which does not completely link both windings. Because of the symmetry of the winding geometry in Fig. 13.26, the leakage llux runs approximately vertically through the windings.

To determine the magnitude of the leakage flux, we can apply Ampere's Law. Consider the closed path taken by one of the leakage flux lines, as illustrated in Fig. 13.27. Since the core has large permeability, we can assume that the MMF induced in the core by this flux is negligible, and that the


Fig. 13.26 Two-winding transformer example: (a) cote and winding geometry, (b) typical fux distribution.
total MMF around the path is dominated by the MMF $\mathscr{F}(x)$ across the core window. Hence, Ampere's Law states that the net current enclosed by the path is equal to the MMF across the air gap:

$$
\begin{equation*}
\text { Enclosedcurrent }=\vec{F}(x)=H(x) \ell_{w} \tag{13.69}
\end{equation*}
$$

where $t_{w}$ is the height of the window as shown in Fig. 13.27. The net current enclosed by the path depends on the number of primary and sccondary conductors enclosed by the path, and is therefore a function of the horizontal position $x$. The first layer of the primary winding consists of 4 turns, cach carrying curent $i(t)$. So when the path encloses only the first layer of the primary winding, then the enclosed current is $4 i(t)$ as shown in Fig. 13.28. Likewise, when the path encloses both layers of the primary winding, then the enclosed current is $8 i(t)$. When the path encloscs the cntire primary, plus layer 2 of the secondary winding, then the net enclosed current is $8 i(t)-4 i(t)=4 i(t)$. The MMF $\overline{\mathscr{F}}(x)$ across the core window is zero outside the winding, and rises to a maximum of $8 i(t)$ al the interface between the primary and secondary windings. Since $H(x)=\sqrt{7}(x) / /_{w}$, the magnetic field intensity $H(x)$ is propottional to the sketch of Fig. 13.28.

Fig. 13.27 Analysis of leakage flux using Ampere's Law, for the transformer of Fig. 13.26.


Fig. 13.28 MMF diagram for the transformer winding example of Figs. 13.26 and 13.27.


It should be noted that the shape of the $\overline{\mathscr{F}}(x)$ curve in the vicinity of the winding conductors depends on the distribution of the cunent within the conductors. Since this distribution is not yet known, the $\mathscr{F}^{( }(x)$ curve of Fig. 13.28 is arbitrarily drawn as straight line segments.

In general, the magnetic fields that sumround conductors and lead to eddy currents must be determined using finite clement analysis or other similar methods. However, in a large class of coaxial solenoidal winding geometries, the magnetic field lines are nearly paratlel to the winding layers. As shown below, we can then obtain an analytical solution for the proximity losses.

### 13.4.3 Foil Windings and Layers

The winding symmetry described in the previous section allows simplification of the analysis. For the purposes of determining leakage inductance and winding eddy currents, a layer consisting of $n_{\varepsilon}$ tums of round wire carrying current $i(f)$ can be approximately modeled as an effective single tum of foil, which carries current $n_{i} i(t)$. The steps in the transformation of a layer of round conductors into a foil conductor are formalized in Fig. 13.29 [6, 8-11]. The round conductors are replaced by square conductors having the same copper cross-sectional area. Fig. 13.29 (b). The thickness $h$ of the square conductors is therefore


Fig. 43.29 Approximating a layer of round conductors as an effective foil conductor.
equal to the bare copper wire diameter, multiplied by the factor $\sqrt{\pi / 4}$ :

$$
\begin{equation*}
A=\sqrt{\frac{\pi}{4}} d \tag{13,70}
\end{equation*}
$$

These square conductors are then joined together, into a foil layer [Fig. 13.29(c)]. Finaly, the width of the foil is increased, such that it spans the width of the core window [Fig. 13.29(d)]. Since this stretching process increases the conductor cross-sectional arca, a compensating factor $\eta$ must be introduced such that the correct dc conductor resistance is predicted. This factor, sometimes called the conductor spacing factor or the winding porosity, is defined as the ratio of the actual layer copper area [Fig. 13.29(a)] to the area of the effective foil conductor of Fig. 13.29 (d). The porosity effectively increases the resistivity $\rho$ of the conductor, and thereby increases its skin depth:

$$
\begin{equation*}
\delta^{\prime}=\frac{8}{\sqrt{M}} \tag{13.71}
\end{equation*}
$$

If a layer of width $\epsilon_{w}$ contains $n_{t}$ turns of round wire having diameter $d$, then the winding porosity $\eta$ is given by

$$
\begin{equation*}
\eta=\sqrt{\frac{\pi}{4}} d \frac{n_{t}}{\ell_{w}} \tag{13.72}
\end{equation*}
$$

A typical valne of $\eta$ for round conductors that span the width of the winding bobbin is 0.8 . In the following analysis, the factor $\varphi$ is given by $h / \delta$ for foil conductors, and by the ratio of the effective foil conductor thickness $h$ to the effective skin depth $\delta^{\prime}$ for round conductors as follows:

$$
\begin{equation*}
\varphi=\frac{h}{b^{\prime}}=\sqrt{m} \sqrt{\frac{\pi}{4}} \frac{d}{8} \tag{13.73}
\end{equation*}
$$

### 13.4.4 Power Loss in a Layer

In this section, the average power loss $P$ in a uniform layer of thickness $h$ is determined. As illustrated in Fig. 13.30, the magnetic field strengths on the left and right sides of the conductor are denoted $H(0)$ and $H(d)$, respectively. It is assumed that the component of magnetic field normal to the conductor surface is zero. These magnetic fields are driven by the magnctomotive forces $\mathscr{F}(0)$ and $\mathscr{M}(h)$, respectively. Sinusoidal waveforms are assumed, and rins magnitudes are employed. It is further assumed here that $H(0)$ and $H(h)$ are in phase; the effect of a phase shift is treated in [10].

With thesc assumptions, Maxwell's equations are solved to find the current density distribution in the layer. The power loss density is then computed, and is integrated over the volume of the layer to find the total copper loss in the layer [10]. The result is

$$
\begin{equation*}
P=R_{d \mathrm{c}} \frac{\varphi}{\eta_{t}^{2}}\left[\left\{\mathscr{H}^{2}(h)+\mathscr{F}^{2}(0)\right] G_{l}(\varphi)-4 \mathscr{F}(h) \mathscr{F}(0) G_{z}(\varphi)\right] \tag{13.74}
\end{equation*}
$$



Fig. 13.30 The power loss is determined for a uniform layer. Uniform tangential magtetic fields $H(0)$ and $H(h)$ are applied to the layer surfaces.
where $n_{c}$ is the number of tums in the layer, and $R_{d c}$ is the de resistance of the layer. The functions $G_{1}(\varphi)$ and $G_{2}(\varphi)$ are

$$
\begin{align*}
& G_{1}(\varphi)=\frac{\sinh (2 \varphi)+\sin (2 \varphi)}{\cosh (2 \varphi)-\cos (2 \varphi)}  \tag{13,75}\\
& G_{2}(\varphi)=\frac{\sinh (\varphi) \cos (\varphi)+\cosh (\varphi) \sin (\varphi)}{\cosh (2 \varphi)-\cos (2 \varphi)}
\end{align*}
$$

If the winding carries current of ms magnitude $I$, then we can write

$$
\begin{equation*}
\vec{F}(h)-\bar{F}(0)=n_{l} I \tag{13.76}
\end{equation*}
$$

Let us further express $\mathscr{F}(h)$ in terms of the winding curtent $l$, as

$$
\begin{equation*}
\bar{y}(h)=m m_{t} I \tag{13.77}
\end{equation*}
$$

The quantity $m$ is therefore the ratio of the MMF $\left(\frac{\text { G }}{( }\right)$ to the layer ampere-turns $n_{F} I$. Then,

$$
\begin{equation*}
\frac{\bar{\eta}(0)}{\bar{F}(h)}=\frac{m-1}{m} \tag{13.78}
\end{equation*}
$$

The power dissipated in the layer, Eq. (13.74), can then be witten

$$
\begin{equation*}
P=J^{2} R_{w} \varphi Q(\varphi, m) \tag{13.79}
\end{equation*}
$$

where

$$
\begin{equation*}
Q(\varphi, m)=\left(2 m^{2}-2 m+1\right) G_{1}(\varphi)-4 m(m-1) G_{2}(\varphi) \tag{13.80}
\end{equation*}
$$

We can conclude that the proximity effect increases the copper loss in the layer by the factor

$$
\begin{equation*}
\frac{p}{I^{2} R_{d c}}=\varphi q(q, m) \tag{13.81}
\end{equation*}
$$

Equation (13.81), in conjunction with the definitions (13.80), (13.77), (13.75), and (13.73), can be plotted using a computer spreadsheet or small computer program. The result is illustrated in Fig. 13.31, for several values of $m$.

It is illuminating to express the layer copper loss $P$ in terms of the dc power loss $P_{d e} l_{\varphi=1}$ that would be obtained in a foil conductor having a thickness $\varphi=1$. This loss is found by dividing Eq. (13.81) by the effective thickness ratio $\varphi$ :

$$
\begin{equation*}
\frac{P}{\left.P_{n c}\right|_{\varphi=1}}=Q(\varphi, m) \tag{13.82}
\end{equation*}
$$

Equation (13.82) is plotted in Fig. 13.32. Large copper loss is obtained for small $\varphi$ simply because the layer is thin and hence the do resistance of the layer is large. For large $m$ and large $\varphi$, the proximity effect leads to large power loss; Eq. (13.66) predicts that $Q^{\prime}(\varphi, m)$ is asymptotic to $m^{2}+(m-1)^{2}$ for large $\varphi$. Between these extremes, there is a value of $\varphi$ which minimizes the layer copper loss.


Fig. 13.31 Inctcase of layer copper loss due to the proximity effect, as a function of $\varphi$ and MMF ratio m, for sinusoidal excitation.


Fig. 13.32 Layer copper loss, relative to the de loss in a layer having effective thickness of one penetration depth.

Fig. 13.33 Conventional wo-winding transformer example. Each winding consists of $M$ layers.


### 13.4.5 Example: Power Loss in a Transformer Winding

Let us again consider the proximity loss in a conventional transformer, in which the primary and secondary windings each consist of $M$ layers. The normalized MMF diagram is illustrated in Fig. 13.33. As given by Eq. (13.8I), the proximity effect increases the copper loss in each layer by the factor $\varphi Q(\rho, m)$. The total increase in primary winding copper loss $P_{p i}$ is found by summation over all of the primary layers:

$$
\begin{equation*}
F_{R}=\frac{P_{p r i}}{P_{p r i m i}}=\frac{1}{M} \sum_{m=i}^{M i} \varphi Q^{(\varphi}(\varphi, m) \tag{13.83}
\end{equation*}
$$

Owing to the symmetry of the windings in this cxample, the secondary winding copper loss is increased by the same factor. Upon substituting Eq. (13.80) and collecting terms, we obtain

$$
\begin{equation*}
F_{R}=\frac{\varphi}{M} \sum_{m=\mathrm{t}}^{M}\left[m^{2}\left(2 G_{1}(\varphi)-4 G_{2}(\varphi)\right)-m\left(2 G_{1}(\varphi)-4 G_{2}(\varphi)\right)+G_{1}(\varphi)\right] \tag{13.84}
\end{equation*}
$$

The summation can be expressed in closed form with the help of the identities

$$
\begin{align*}
& \sum_{m=1}^{M} m=\frac{M(M+1)}{2}  \tag{13.85}\\
& \sum_{m=1}^{M} m^{2}=\frac{M(M+1)(2 M+1)}{6}
\end{align*}
$$

Use of these identities to simplify Eq. (13.84) leads to

$$
\begin{equation*}
F_{R}=\varphi\left|G_{1}(\varphi)+\frac{2}{3}\left(M^{2}-1\right)\left(G_{1}(\varphi)-2 G_{2}(\varphi)\right)\right| \tag{13.86}
\end{equation*}
$$

This expression is ploted in Fig. 13.34, for several values of $M$. For large $\varphi, G_{1}(\varphi)$ tends to 1 , while


Fig. 13.34 Increased total winding copper loss in the two-winding transformer example, as a function of $\varphi \mathbb{\varphi}$ and number of layers $M$, for sinusoidal excitation.


Fig. 13.35 Transformer example winding total copper loss, relative to the winding do foss for layers having effective thicknesses of one penetration depth.
$G_{2}(\varphi)$ tends to 0 . Jt can be verified that $F_{\mathrm{R}}$ then tends to the value predicted by Eq. (13.68).
We can again express the total primary power loss in terms of the de power loss that would be obtained using a conductor in which $\varphi=1$. This loss is found by dividing Eq. (13.86) by $\varphi$ :

$$
\begin{equation*}
\frac{P_{p r i}}{\left.P_{p r i d k}\right|_{\varphi=1}}=O_{1}(\varphi)+\frac{2}{3}\left(M^{2}-1\right)\left(G_{1}(\varphi)-2 O_{2}(\varphi)\right) \tag{13.87}
\end{equation*}
$$

This expression is plotted in Fig. 13.35, for several values of $M$. Depending on the number of layers, the minimum copper loss for simusoidal exciation is obtained for 9 near to, or somewhat less than, unity.

### 13.4.6 Interleaving the Windings

One way to reduce the copper losses due to the proximity effect is to interleave the windings. Figure 13.36 illustrates the MMF diagram for a simple transformer in which the primary and secondary layers are altenated, with nel layer current of magnitude $i$. It can be seen that each layer operates with $\ddot{\beta x}=0$ on one side, and $: \overline{\mathscr{F}}=i$ on the other. Hence, each layer operates effectively with $m=1$. Note that Eq. (13.74) is symmetric with respect to $: \vec{F}(0)$ and $: \vec{F}(h)$; hence, the copper losses of the interleaved sccondary and primary layers are identical. The proximity losses of the entire winding can therefore be determined ditectly from Fig. 13.34 and 13.35 , with $M=1$. It can be shown that the minimum copper loss for this case (with sinusoidal currents) occurs with $\varphi=\pi / 2$, although the copper loss is nearly constant for any $\varphi \geq 1$, and is approximately equal to the de copper loss obtained when $\varphi=1$. It should be apparent that interleaving can lead to significant improvements in copper loss when the winding contains several layers.

Partial interleaving can lead to a partial improvement in proximity loss. Figure 13.37 illustrates a transformer having three primary layers and four secondary layers. If the total current carried by each primary layer is $i(t)$, then each secondary layer should carry current $0.75 i(t)$. The maximum MMF again occurs in the spaces between the primary and secondary windings, but has value $1.5 i(t)$.

To determinc the value for $m$ in a given layer, we can solve Eq. (13.78) for $m$ :

$$
\begin{equation*}
m=\frac{\mathscr{F}(h)}{\mathscr{F}(h)-\mathscr{F}(0)} \tag{13,88}
\end{equation*}
$$



Fig. 13.36 MMF diagram for a simple tronsformer with interleaved windings. Each layer operates with $m=1$.


Fis. 13.37 A partially interleaved two-winding transformer, illustrating tractional values of $m$. The MMF diagram is constructed for the low-frequency limit.

The above expression is valid in general, and Eq. (13.74) is symmetrical in $;(0)$ and $(h)$. However, when $F(0)$ is greater in magnitude than $\bar{F}(t)$, it is convenient to interchange the roles of $F(0)$ and $\mathscr{F}(h)$, so that the plots of Figs. 13.31 and 13.32 can be employed.

In the leftmost secondary layer of Fig. 13.37, the layer carries current $-0.75 i$. The MMF changes from 0 to $-0.75 i$. The value of $m$ for this layer is found by evaluation of Eq . (13.88):

$$
\begin{equation*}
m=\frac{F(h)}{-F(h)-\mathscr{F}(0)}=\frac{-0.75 i}{-0.75 i-0}=1 \tag{13,89}
\end{equation*}
$$

The loss in this layer, relative to the de loss of this secondary layer, can be determined using the plots of Figs. 13.31 and 13.32 with $m=1$. For the next secondary layer, we obtain

$$
\begin{equation*}
m=\frac{\vec{F}(h)}{-\sqrt{m}(h)-\sqrt{k}(0)}=\frac{-1.5 i}{-1.5 i-(-0.75 i)}=2 \tag{13.90}
\end{equation*}
$$

Hence the loss in this layer can be determined using the plots of Figs. 13.31 and 13.32 with $m=2$, The next layer is a primary-winding layer. Its value of $m$ can be expressed as

$$
\begin{equation*}
m=\frac{\mathscr{F}(0)}{\sqrt[F]{(0)}-\sqrt{F}(h)}=\frac{-1.5 i}{-1.5 i-(-0.5 i)}=1.5 \tag{13.91}
\end{equation*}
$$

The loss in this layer, relative to the de loss of this primary layer, can be determined using the plots of Figs. 13.31 and 13.32 with $m=1.5$. The center layer has an $m$ of

$$
\begin{equation*}
m=\frac{\mathscr{F}(h)}{\mathscr{F}(h)-F / F(0)}=\frac{0.5 i}{0.5 i-(-0.5 i)}=0.5 \tag{13,92}
\end{equation*}
$$

The loss in this layer, relative to the de loss of this primary layer, can be determined using the plots of Figs. 13.31 and 13.32 with $m=0.5$. The remaining layers are symmetrical to the corresponding layers described above, and have identical copper losses. The total loss in the winding is found by summing the losses described above for each layer.

Interleaving windings can significantly reduce the proximity loss when the primary and secondary currents are in phase. However, in some cases such as the transformers of the flyback and SEPIC converters, the winding currents are out of phase. Interleaving then does little to reduce the MMFs and magnetic fields in the vicinity of the windings, and hence the proximity loss is essentially unchanged. It should also be noted that Eqs. (13.74) to (13.82) assume that the winding currents are in phase. General expressions for out-of-phase cunents, as well as analysis of a flyback example, are given in [10].

The above procedure can be used to determine the high-frequency copper losses of more complicated multiple-winding magnetic devices. The MMF diagrams are constructed, and then the power loss in each layer is evaluated using Eq. (13.81). These losses are summed, to find the total copper loss. The losses induced in electrostatic shields can also be determined. Several additional examples are given in [10].

It can be concluded that, for sinusoidal currents, there is an optimal conductor thickness in the vicinity of $\varphi=1$ that leads to minimum copper loss. It is highly advantageous to minimize the number of layers, and to interleave the windings. The amount of copper in the vicinity of the high-MMF portions of windings should be kept to a minimum. Core geometries that maximize the width $f_{w}$ of the layers, while minimizing the overall number of layers, lead to reduced proximity loss.

Use of Litz wire is another means of increasing the conductor area while maintaining low proximity losses. Tens, hundreds, or more strands of small-gauge insulated copper wire are bundled together, and are extemally connected in parallel. These strands are twisted, or transposed, such that each strand passes equally through each position inside and on the surface of the buodle. This prevents the circulation of high-frequency currents between strands. To be effective, the diameter of the strands should be sufficiently less than one skin depth. Also, it should be pointed out that the Litz wire bunde itself is composed of multiple layers. The disadvantages of Litz wire are its increased cost, and its reduced fill factor:

### 13.4.7 PWM Waveform Harmonics

The pulse-width-modulated waveforms encountered in switching converters conlain significant harmonics, which can lead to increased proximity losses. The cffect of harmonics on the losses in a layer can be determined via field harmonic analysis [10], in which the MMF waveforms $\mathscr{F}(0, t)$ and $\mathscr{F}(d, t)$ of Eq. (13.74) are expressed in Foutier series. The power loss of each individual harmonic is computed as in Section 13.4.4, and the losses are summed to find the total loss in a layer. For example, the PWM waveform of Fig. 13.38 can be represented by the following Fourier series:

$$
\begin{equation*}
i(t)=I_{0}+\sum_{j=1}^{\infty} \sqrt{2} I_{j} \cos (j 0 t) \tag{13.93}
\end{equation*}
$$

where

$$
r_{j}=\frac{\sqrt{2} I_{\mathrm{pk}}}{j \pi} \sin (j \pi D)
$$

with $\mathrm{\omega}=2 \pi / T_{s}$. This waveform contains a de component $I_{0}=D I_{p k}$, plus harmonics of rms magnitude $I_{j}$ proportional to $1 / f$. The transformer winding current waveforms of most switching converters follow this Fourier series, or a similar series.

Effects of waveforms harmonics on proximity losses are discussed in [8-10]. The de component of the winding cuments does not lead to proximity loss, and should not be included in proximity loss catculations. Failure to remove the de component can lead to siguificantly pessimistic estimates of copper

Fig. 13.38 Pulse-width nodulated winding cunen wavelorm.

loss. The skin depth $\delta$ is smaller for high frequency harmonics than for the fundamental, and thence the waveform harmonics exhibit an increased effective $\varphi$. Let $\varphi_{1}$ be given by Eq (13.73), in which $\delta$ is found by evaluation of Eq. (13.60) at the fundamental frequency. Sinec the penetration depth $\delta$ varies as the inverse square-root of frequency, the effective value of $\varphi$ for harmonic $j$ is

$$
\begin{equation*}
\varphi_{j}=\sqrt{j} \varphi_{1} \tag{13,94}
\end{equation*}
$$

In a multiple-layer winding excited by a current waveform whose fundamental component has $\varphi=\varphi_{1}$ close to 1 , harmonics can significanily increase the total copper loss. This occurs because, for $m>1$, $Q^{\prime}(\varphi, m)$ is a rapidly increasing function of $\varphi$ in the vicinity of 1 . When $\varphi_{1}$ is sufficiently greater than 1 , then $Q^{\prime}(\varphi, m)$ is nearly constant, and hamonics have less influence on the total copper loss.

For example, suppose that the two-winding transformer of Fig. 13.33 is employed in a converter such as the forward converter, in which a winding cument waveform i(f) can be well approximated by the Fourier series of Eq. (13.93). The winding contains $M$ layers, and has dc resistance $R_{\text {dr }}$. The copper loss induced by the dc component is

$$
\begin{equation*}
P_{v k}=I_{0}^{2} R_{v k} \tag{13.95}
\end{equation*}
$$

The copper loss $P_{j}$ ascribable to harmonic $j$ is found by evaluation of Eq . (13.86) with $\varphi=\varphi_{j}$ :

$$
\begin{equation*}
P_{j}=i_{j}^{2} R_{\mathrm{dc}} \sqrt{j} \varphi_{1}\left[G_{( }\left(\sqrt{j} \varphi_{1}\right)+\frac{2}{3}\left(M^{2}-1\right)\left(G_{1}\left(\sqrt{j} \varphi_{1}\right)-2 G_{2}\left(\sqrt{j} \varphi_{1}\right)\right)\right] \tag{1396}
\end{equation*}
$$

The total copper loss in the winding is the sum of losses arising from all components of the harmonic series:

$$
\begin{equation*}
\frac{P_{c u}}{D I_{p p^{2}}^{2} R_{d c}}=D+\frac{2 \varphi_{1}}{D \pi^{2}} \sum_{j=1}^{\infty} \frac{\sin ^{2}(j \pi D)}{j \sqrt{j}}\left[G_{i}\left(\sqrt{j} \varphi_{1}\right)+\frac{2}{3}\left(M^{2}-1\right)\left(G_{1}\left(\sqrt{j} \varphi_{1}\right)-2 G_{2}\left(\sqrt{j} \varphi_{1}\right)\right)\right] \tag{13.97}
\end{equation*}
$$

In Eq. (13.97), the copper loss is expressed relative to the loss $D I_{p k}^{2} R_{d c}$ predicted by a low-frequency analysis. This expression can be evaluated by use of a computer program or computer spreadsheet.

To explicitly quantify the effects of harmonics, we can define the harmonic loss factor $F_{B}$ as

$$
\begin{equation*}
F_{H}=\frac{\sum_{j=1}^{\kappa} P_{j}}{P_{1}} \tag{13.98}
\end{equation*}
$$

with $P_{j}$ given by Eq. (13,96). The total winding copper loss is then given by

Fig. 13.39 Increased proximity losses induced by PWM waveform harmonics, forward converter example; (a) at $D=0.3$, (b) at $D=0.3$, (c) at $D=0.5$.



$$
\begin{equation*}
P_{c \mathrm{c}}=I_{0}^{2} R_{d k}+F_{H} F_{R} I_{1}^{2} R_{d e} \tag{13.99}
\end{equation*}
$$

with $F_{R}$ given by Eq. (13.86). The hamonic factor $F_{H}$ is a function not only of the winding geometry, but also of the harmonic spectrum of the winding curtent waveform. The harmonic factor $F_{H}$ is plotted in Fig. 13.39 for several values of $D$, for the simple transformer example. The total harmonic distortion (THD) of the example curent waveforms are: $48 \%$ for $D=0.5,76 \%$ for $D=0.3$, and $191 \%$ for $D=0.1$. The waveform THD is defined as

$$
\begin{equation*}
\mathrm{THD}=\frac{\sqrt{\sum_{j=2}^{\infty} i_{j}^{2}}}{I_{\mathrm{L}}} \tag{13.100}
\end{equation*}
$$

It can be seen that hamonics significandy increase the proximity loss of a multiayer winding when $\varphi_{1}$ is close to 1 . For sufficiently small $\varphi_{1}$, the proxinity effect can be neglected, and $F_{H}$ tends to the value $1+(\mathrm{THD})^{2}$. For large $\varphi_{1}$, the harmonics also increase the proximity loss; fowever, the increase is less dramatic than for $\varphi_{1}$ near 1 because the fundamental component proximity loss is large. It can be concluded that, when the current waveform contains high THD and when the winding contains several layers or more, then proximity losses can be kept low only by choosing 9 , much less than 1 . Interleaving the windings allows a larger value of $\varphi_{1}$ to be employed.

### 13.5 SEVERAL TYPES OF MAGNETIC DEVICES, THEIR $B-H$ LOOPS, AND CORE VS. COPPER LOSS

A variety of magnetic elements are commonly used in power applications, which employ the properties of magnetic core materials and windings in different ways. As a result, quite a few factors constrain the design of a magnetic device. The maximum flux density must not saturate the core. The peak ac flux density should also be sufficiently small, such that core losses are acceptably low. The wire size should be sufficiently small, to fit the required number of tums in the core window. Subject to this constraint, the wire cross-sectional area should be as large as possible, to minimize the winding de resistance and copper loss. But if the wire is too thick, then unacceptable copper losses occur owing to the proximity effect. An air gap is necded when the device stores significant energy. But an air gap is undesitable in transformer applications. It should be apparent that, for a given magnetic device, some of these constraints are active while others are not significant.

Thus, design of a magnetic element involves not only obtaining the desired inductance or turns ratio, but also ensuring that the core material does not saturate and that the total power loss is not too large. Several common power applications of magnetics are discussed in this section, which illustrate the factors goveming the choice of core material, maximum flux density, and design approach.

### 13.5.1 Filter Inductor

A filter inductor employed in a CCM buck converter is illustrated in Fig. 13.40(a). In this application, the value of inductance $L$ is usually chosen such that the inductor current ripple peak magnitude $\Delta i$ is a smail fraction of the full-load inductor current de component $I$, as illustrated in Fig. 13.40(b). As illustrated in Fig. 13.41, an air gap is employed that is sufficiently large to prevent saturation of the core by the peak current $I+\Delta i$.


Fig. 13.40 Filter inductor employed in a CCM buck converter: (a) circuil schematic, (b) inductor curtent waveform.


Fig. 13.41 Filter inductor: (a) structure, (b) magnetic circuit model.
The core magnetic field strength $H_{c}(t)$ is related to the winding current $i(t)$ according to

$$
\begin{equation*}
H_{c}(t)=\frac{n i(t)}{l_{c}} \frac{\tilde{n}_{c}}{\dot{x}_{c}+\tilde{H}_{g}} \tag{13.101}
\end{equation*}
$$

where $C_{c}$ is the magnetic path length of the core. Since $H_{c}(t)$ is proportional to $i(t), H_{c}(t)$ can be expressed as a large de component $H_{c 0}$ and a small superimposed ac ripple $\Delta H_{c}$, where

$$
\begin{align*}
& H_{c 0}=\frac{H}{l_{c}} \frac{\dot{S}_{c}}{S_{c}+\dot{S}_{s}}  \tag{13.102}\\
& \Delta H_{c}=\frac{n \Delta i}{\ell_{c}} \frac{X_{s}}{M_{c}+h_{g}}
\end{align*}
$$

A sketch of $B(t)$ vs. $H_{c}(t)$ for this application is given in Fig. 13.42. This device operates with the minor $B-H$ [oop illustrated. The size of the minor loop, and hence the core loss, depends on the magnitude of the inductor current ripple $\Delta i$. The copper loss depends on the rms inductor current ripple, essentially

Fig. 13.42 Filter inductor minor $B-H$ loop.

equal to the de component / Typically, the core loss can be ignored, and the design is diven by the copper loss. The maximum flux density is limited by saturation of the core. Proximity losses are negligible. Although a high-frequency ferrite material can be employed in this application, other materials having higher core losses and greater saturation flux density lead to a physically smalier device. Design of a filter inductor in which the maximum flux density is a specified value is considered in the next chapter.

### 13.5.2 AC Inductor

An ac inductor employed in a resonant converter is illustrated in Fig. 13.43. In this application, the highfrequency current variations are large. In consequence, the $B(t)-H(t)$ loop illustrated in Fig. 13.44 is large. Core loss and proximity loss are usually significant in this application. The maximum fux density


Fig. 13.43 Ac inductor, resonant converter example: (a) resonant tank circuit, (b) inductor current waveform.

Fig. 13.44 Operational $B-H$ loop of an ac inductor.

is limited by core loss rather than saturation. Both core loss and copper loss must be accounted for in the design of this element, and the peak ac flux density $\Delta S$ is a design variable that is typically chosen to minimize the total loss. A high-frequency material having low core loss, such as ferrite, is normally employed. Design of magnetics such as this, in which the ac flux density is a design variable that is chosen in a optimal manner, is considered in Chapler 15.

### 13.5.3 Transformer

Figure 13.45 illustrates a conventional transformer employed in a switching converter. Magnetization of the core is modeled by the magnetizing inductance $L_{M}$. The magnetizing current $i_{M}(t)$ is related to the core magnetic field $H(t)$ according to Ampere's law

$$
\begin{equation*}
H(t)=\frac{n i_{N t}(t)}{l_{w 1}} \tag{13.103}
\end{equation*}
$$

However, $i_{M}(t)$ is not a dircet function of the winding currents $i_{1}(t)$ or $i_{2}(t)$. Rather, the magnetizing current is dependent on the applicd winding voltage waverom $v_{1}(t)$. Specifically, the maximum ac fux density is directly proportional to the applied wolt-seconds $\lambda_{1}$. A typical $B-H$ loop for this application is illustrated in Fig. 13.46.


Fig. 13.45 Conventional transformer: (a) equivalent circuit, (b) typical primary voltage and magnetizing cantent waveforms.

Fig. 13.46 Operational $B-H$ loop of a conventional transformer.


In the transformer application, core loss and proximity losses are usually significant. Typically the maximum flux density is limited by core loss rather than by saturation. A high-frequency material having low core loss is employed. Both core and copper losses must be accounted for in the design of the transformer. The design must also incorporate multiple windings. Transformer design with flux density optimized for minimum total loss is described in Chapter 15.

### 13.5.4 Coupled Inductor

A coupled inductor is a filter inductor having multiple windings. Figure 13.47(a) illustrates coupled inductors in a two-output forward converter. The inductors can be wound on the same core, because the winding voltage waveforms are proportional. The inductors of the SEPIC and Cuk converters, as well as of multiple-output buck-derived converters and some other converters, can be coupled. The inductor current ripples can be controlled by control of the winding leakage inductances [12,13]. De currents flow in each winding as illustrated in Fig. 13.47(b), and the net magnetization of the core is proportional to the sum of the winding ampere-turns:

$$
\begin{equation*}
H_{c}(t)=\frac{n_{1} i_{1}(t)+n_{2} i_{2}(t)}{i_{c}} \frac{\bar{n}_{c}}{\bar{n}_{c}+\dot{x}_{g}} \tag{13.104}
\end{equation*}
$$

As in the case of the single-winding filter inductor, the size of the minor $B-H$ loop is proportional to the total current ripple (Fig. 13.48). Snall ripple impties small core loss, as well as small proximity loss. An air gap is employed, and the maximum flux density is typically limited by saturation.
(a)

(b)

Fig. 13.47 Coupling the output filter inductors of a two-output forward converter: (a) schematic, (b) typical inductor current waveforms.


Fig. 13.48 Coupled inductor minor $B-H$ loop.


### 13.5.5 Flyback Transformer

As discussed in Chapter 6 , the flyback transformer functions as an inductor with two windings. The primary winding is used during the transistor conduction interval, and the secondary is used during the diode conduction interval. A flyback converter is illustrated in Fig. 13.49(a), with the flyback transformer modeled as a magnetizing inductance in parallel with an ideal transfommer. The magnetizing current $i_{m}(t)$ is proportional to the core magnetic field strength $H_{0}(t)$. Typical DCM waveforms are given in Fig. 13.49(b).

Since the flyback transformer stores energy, an air gap is needed. Core loss depends on the magnitude of the ac component of the magnetizing current. The $B-H$ loop for discontinuous conduction mode operation is illustrated in Fig. 13.50. When the converter is designed to operate in DCM, the core loss is significant. The peak ac flux density $\Delta B$ is then chosen to manatain an acceptably low core loss. For CCM operation, core loss is less signilicant, and the maximum fux density may be limited only by saturation of the core. In either case, winding proximity losses are typically quite significant. Unfortumately, interleaving the windings has little impact on the proximity loss because the primary and secondary winding cuments are out of phase.


Fig. 13.49 Flyback tramsformer: (a) converter schematic, with transformer equivalent circuit, (b) DCM current waveforms.

Fig. 13.50 Operational B-M loop of a DCM flyback transformer:


### 13.6 SUMMARY OF KEY POINTS

1. Magnetic devices can be modeled using lumped-element magnetic circuits, in a manner similar to that commonly used to model electrical citeuits. The magnetic analogs of electrical voltage $V$ current $L$. and resistance $R$, are magnetomotive force (MMF) \%, flux $\Phi$, and reluctance 治 respectively.
2. Faraday's law relates the voltage induced in a loop of wire to the derivative of flux passing through the interior of the loop.
3. Ampere's law relates the total MMF around a loop to the total current passing through the center of the loop. Ampere's law implies that winding currents are sources of MMF, and that when these sources are included, then the net MMF around a closed path is equal to zero.
4. Magnetic core materials exhibit hysteresis and saturation. A core material saturates when the flux density $B$ reaches the saturation flux density $B_{\text {sar }}$.
5. Air gaps are employed in inductors to prevent saturation when a given maximum current flows the the winding, and to stabilize the value of inductance. The inductor with ait gap can be analyzed using a simple magnetic equivalent circuit, containing core and uir gap reluctances and a source representing the winding MME.
6. Conventional transforners can be modeled using sources representing the MMFs of each winding, and the core MMF. The core reluctance approaches zero in an ideal transfomer. Nonzero core reluctance leads to an electrical transformer model containing a magnetizing inductance, effectively in parallel with the ideal transformer. Flux that does not link both windings, or "leakage flux," can be modeled using series inductors.
7. The conventional transformer saturates when the applied winding volt-seconds are too large. Addition of an air gap has no cffect on saturation. Saturation can be prevented by inereasing the core cross-sectional area, or by increasing the number of primary turns.
8. Magnetic materials exhibit core loss. due to hysteresis of the $B-H$ loop and to induced eddy currents flowing in the core material. In available core materials, there is a tradeoff between high saturation flux density $B_{\text {sur }}$ and ligh core loss $P_{f e}$. Laminated iton alloy cores exhibit the highest $B_{s u}$ but also the highest $P_{f e}$, while ferrite corcs exhibit the lowest $P_{f c}$ but also the lowest $B_{s w}$. Between these two extremes arc powdered iron alloy and amorphous alloy materials.
9. The skin and proximity effects lead to eddy currents in winding conductors, which increase the copper loss $P_{c i}$ in high-curent high-frequency magnetic devices. When a conductor has thickness approaching or
larger than the penetration depth $\delta$, magnetic fields in the vicinity of the conductor inducc eddy curtents in the conductor. According to Lenz's law, these eddy curtents flow in paths that tend to oppose the applied magnetic fields.
10. The magnetic field strengths in the vicinity of the winding conductors can be determined by use of MMF diagrams. These diagrams are constructed by application of Ampere's law, following the closed paths of the magnetic field lines which pass near the winding conductors. Multiple-layer noninterjeaved windings can exhibit bigh maximum MMFs, with resulting high eddy currents and high copper loss.
11. An expression for the copper loss in a layer, as a function of the magnetic freld strengths or MMFs surrounding the layer, is given in Section 13.4.4. This expression can be used in conjunction with the MMF diagran, to compute the copper losa in each layer of a winding. The results can then be summed, yielding the total winding copper loss. When the effective layer thickness is near to or greater than one skin depth, the copper losses of multiple-layer noninterleaved windings are greatly increased.
12. Pulse-width-modulated winding currents contain significant total harmonic distortion, which can lead to a further increase of copper loss. The increase in proximity loss caused by curent harmouics is most pronounced in multiple-layer non-interleaved windings, with an effective layer thickness near one skin depth.

## References

[1] MIT STAFF, Magnetic Cimuits and Transformers, Cambridge: The MIT Press, 1943.
[2] J. K. Watson, Applications of Magnetiom, New York: John Witey \& Sons, 1980.
[3] R. P. Severns and G. E. Bloom, Modern Dc-to-Dc. Switchmode Power Converter Circuits, New York: Vau Nostrand Reinhold, 1985.
[4] A. Dauhajre and R. D. Mtodebrook, "Modeling and Estimation of Leakage Phenomena in Magneic Circuits." IEEE Power Eiectronics SpeciaLists Corference, 1986 Record, pp. 213-226.
[5] S. El-Hamamsy and E. Chang, "Magnetics Modeting lor Computer-Aided Design of Power Electronics Circuits," IEEE Power Elecrronics Specialists Conference, 1989 Record, pp, 635-645,
[6] P. L. Dowell, "Effects of Eddy Currents in Transformer Windings," Procedings of the IEE, Vol. 113, No. 8, August 1966, pp. 1387-1394.
[7] M. P. Perry, "MuItiple Layer Series Conncted Winding Design for Minimum Loss," IEEE Transactions on Power Apparatus and Sysrems, Vol. PAS-98, No. 1, Jan./Feb. 1979, pp. 116-123.
[8] P. S. Venkatkaman, "Winding Eddy Cuitent Losses in Switch Mode Power Transformers Due to Rectangular Wave Currents," Proceedings of Powercon 11, 1984, pp. A1.1-A1.II.
[9] B. Carsten, "High Frequency Conductor Losses in Switchmode Magnetics." High Frequency Power Converter Conference, 1986 Record, pp. 155-176.
[10] J. P. Vandelac and P. Ziogas, "A Novel Approach for Mimimizing High Frequency Transformer Copper Losses," IEEE Power Electronics Specialists Conference. 1987 Record, pp. 355-367.
[11] A. M. Urling, V. A. Niemela, G. R. Skutt and T. G. Wilson. "Characterizing High-Frequency Effecis in Transformer Windings-A Guide to Several Significant Articles," IEEE Applied Power Etectrontics Conference, 1989 Record, pp. 373-385.

〔12] S. Cuk and R. D. Midelebrook, "Coupled-Inductor and Other Extensions of a New Optimum Topology Switching Dc-to-Dc Converter." IEEE Industry Applications Society Anhual Meeting, 1977 Proceedings, pp. 1110-1122.
[13] S. Cuk and Z. Zhang, "Coupled-lnductor Analysis and Design," IEEE Power Electronics Specialists Conference, 1986 Record, pp. 655-665.

## Problems

13.1 The core illustrated in Fig. 13.51 (a) is 1 cm thick. All legs are 1 cm wide, except for the right-hand side vertical leg, which is 0.5 cm wide. You may neglect nonuniformities in the flux distribution caused by turning comers.


Fig. 13.51 Problem 13.1
(a) Determine the magnetic circuil model of this device, and label the values of all reluctances in your model.
(b) Determine the inductance of the winding.

A second winding is added to the same core, as shown in Fig. 13.51 (b).
(c) Modify your model of part (a) to include this winding.
(d) The electrical equations for this circuit may he written in the form

$$
\left[\begin{array}{l}
v_{1} \\
v_{2}
\end{array}\right]=\left[\left.\begin{array}{ll}
L_{11} & L_{12} \\
L_{12} & L_{22}
\end{array} \right\rvert\, \frac{d}{d t}\left[\begin{array}{l}
i_{1} \\
i_{2}
\end{array}\right]\right.
$$

Use superposition to determite analytical expressions and numerical values for $L_{11}, L_{12}$, and $L_{22}$.
13.2 Two windings are placed as illustrated in Fig. 13.52(a) on a core of uniform cross-sectional area $A_{6}=1 \mathrm{~cm}^{2}$. Each winding has 50 turns. The relative permeability of the core is $\mu_{r}=10^{4}$.
(a) Sketch an equivalent magnetic circuil, and determine numerical values for each reluctance.
(b) Detcrmine the self-inductance of each winding.
(c) Determine the inductance $L^{+}$obtained when the windings are connected in series us in Fig. 13.52(b).
(d) Determine the inductance $L^{-}$obtained when the windings are connected in anti-series as in Fig. 13.52(c).
(a)

Fig. 13.52 Problem 13.2.
(b)

13.3 All three legs of the magnetic device illustrated in Fig. 13.53 are of uniform cross-sectional area $A_{C}$. Legs I and 2 each have magnetic path length $3 \ell$, while leg 3 has magnetic path length $f$. Both windings have $n$ turns. The core has permeability $\mu \geqslant \mu_{0}$.


Fig. 13.53 Magnetic core for Problem 13.3.
(a) Sketch a magnetic equivalent circuit, and give analytical expressions for all element walues. A voltage source is connected to winding 1 . such that $v_{1}(f)$ is a square wave of peak value $V_{\text {mad }}$ and period $T_{x}$. Winding 2 is open-circuited.
(b) Sketch $i_{1}(f)$ and label its peak value.
(c) Find the fux $\varphi_{2}(t)$ in leg 2 . Sketch $\varphi_{2}(t)$ and label its peak value.
(d) Sketch $v_{2}(t)$ and label its peak value.
13.4 The magnetic device illustrated in Fig. 13.54(a) consists of two windings, which can replace the two inductors in a Cuk, SEPIC, or oher similar converter. For this problem, all three legs have the same uniform cross-sectional area $A_{c}$. The legs have gaps of lengths $g_{1}, g_{2}$, and $g_{3}$, respectively. The core penneability $\mu$ is very large. You may neglect fringing flux. Legs 1 and 2 have windings containing $n_{1}$ and $n_{2}$ turns, respectively.
(a) Derive a magnetic circuit model for this device, and give analytical expressions for each reluctance in your model. Label the polarities of the MMF generators.
(b) Write the electrical terminal equations of this device in the matrix form

$$
\left[\begin{array}{l}
v_{1} \\
v_{2}
\end{array}\right]=\left[\begin{array}{ll}
L_{11} & L_{12} \\
L_{12} & L_{22}
\end{array}\right] \frac{d}{d t}\left[\begin{array}{l}
i_{1} \\
i_{2}
\end{array}\right]
$$

(a)

(b)


Fig. 13.54 Magnetic core and converter for Problem 13.4.
and derive analytical expressions for $L_{11}, L_{12}$, and $L_{22}$.
(c) Derive an electrical cifcuit model for this dewice, and give analytical expressions for the turns ratio and each inductance in your nodel, in terms of the turns and reluctances of part (a).
This single magnetic device is to be used to realize the two inductors of the Cuk converter, as in Fig. 13.54 (b)
(d) Skelch the voltage waveforms $v_{1}(t)$ and $v_{2}(t)$, making the linear tipple approximation as appropriate. You may assume that the converter operates in the continuous conduction mode.
(e) The voltage waveforms of part (d) are applied to your model of parts (b) and (c). Solve your model to determine the slopes of the inductor current ripples during intervals $D T_{y}$ and $D^{\prime} T_{y}$. Sketch the steady-state inductor current waveforms $i_{1}(t)$ and $i_{2}(t)$, and labet all slopes.
(f) By skillful choice of $n_{\mathrm{t}} / n_{2}$ and the air gap lengths, it is possible to make the inductor current ripple $\Delta i$ in either $i_{1}(t)$ or $i_{2}(t)$ go to zero. Determine the conditions on $n_{1} / n_{2}, g_{1}, g_{2}$, and $g_{3}$ that cause the current ripple in $i_{2}(t)$ to become zero. Sketch the resulting $i_{1}(g)$ and $i_{2}(t)$, and label all slopes.
It is possible to couple the inductors in this matiner, and cause one of the inductor current ripples to go to zero, in any converter in which the inductor volage waveforms ate proportional.
13.5 Over its usable operating range, a certain permanent magnet material has the $B-H$ characteristics illustrated by the solid line in Fig. 13.55. The magnet has length $\ell_{m m}=0.5 \mathrm{~cm}$, and cross-sectional area $4 \mathrm{~cm}^{2}$. $B_{n}=1$ T. Derive an equivalent magnetic circuit model for the magnel, and latel the numerical values of the elements.

Fig. 13.55 $B-H$ characleristic of the permanent magnet material for Problem 13.5.

13.8 The winding curtents of the transformer in a high-voltage inverter are essentially sinusoidal, with negitgible harmonics and no de components. The primary winding consists of one layer containiag 10 turns of round copper wire. The secondary winding consists of 250 tums of round copper wire, arranged in ten layers. The operating frequency is $f=50 \mathrm{kHz}$, and the winding porosity is 0.8 . Determine the primary and secondary wire diameters and wire gauges that minimize the total copper loss.
13.9 A certain three-winding transformer contains one primary and two secondaries. The operating frequency is 40 kHz . The primary winding contains a total of 60 turns of \#26AWG, arranged in three layers. The secondary windings each consist of five turns of copper foil, one turn per layer. The foil thickness is 0.25 mm . The primary layers have porosity 0.8 , while the secondary layer porosity is 1 . The primary winding carries a sinusoidal current having ims value $I$, while each secondary carries rms current $6 I$. The windings are not interlcaved: the primary winding is closest to the center leg of the core, followed by secondary winding \#1, followed by secondary winding \#2.
(a) Sketch an MMF diagram illustrating the magnetic fields in the vicinity of each winding layer
(b) Determine the increased copper loss due to the proximity effect, in each layer.
(c) Determine the ratio of copper loss to de copper loss, $F_{R}$, for the entire transformer windings.
(d) In this application, it is not feasible to interleave the primary winding with the other windings. However, changing the conductor size is permissible. Discuss how the windings could be better optimized.
13.10 A transformer winding contains a four-layer primary winding, and wo two-layer secondary windings. Each layer of the primary winding caries total current $I$. Each layer of secondary winding \#l carries total current 1.51 . Each layer of secondary winding \#2 carries total current 0.51 . All currents are sinusoidal. The effective relative conductor thickness is $\varphi=2$. The windings are partially interleaved, in the following oder: two primary layers, followed by both layers of secondary \#l, followed by both layers of secondary \#2, and finally the two remaining primary layers.
(a) Sketch an MMF diagram for this winding arrangement.
(b) Determine the increased copper loss, due to the proxinity effect, for each layer.
(c) Determine the increase in total transformer copper loss, due to the proximity effect.
13.11 A single-output forward converter contains a transformer having a noninterleaved secondary winding with four layers. The converter operates at $D=0.3 \mathrm{in} \mathrm{CCM}$, with a secondary winding current waveform similar to Fig. 13.38.
(a) Estimate the value of $\varphi_{1}$ that minimizes the secondary winding copper losses.
(b) Determine the resulting secondary copper loss, relative to $I_{\text {mas }}{ }^{2} R_{d i}$.
13.12 A schematic diagram and waveforms of the isolated SEPIC, operating in CCM, are given in Figs. 6.37 and 6.38 .
(a) Do you expect the SEPIC transformer to contain an air gap? Why or why not?
(b) Sketch the SEPIC transformer $B-H$ loop, for CCM operation,
(c) For CCM operation, do you expect core less to be significant? Explain your reasoning.
(d) For CCM operation, do you expect winding proximity losses to be significant? Explain your reasoning.

## 14

## Inductor Design

This chapter treats the design of magnetic elements such as filter inductors, using the $K_{\mathrm{g}}$ method. With this method, the maximum flux density $B_{\text {wax }}$ is specified in advance, and the element is designed to attain a given copper loss.

The design of a basic filter inductor is discussed in Sections 14.1 and 14.1.5. Tn the filter inductor application, it is necessary to obtain the required inductance, avoid saturation, and obtain an acceptable low de winding resistance and copper loss. The geometrical constant $K_{g}$ is a measure of the effective magnetic size of a core, when de copper loss and winding resistance are the dominant constraints [1,2]. Design of a filter inductor involves selection of a core having a $K_{g}$ sufficiently large for the application, then computing the required air gap, turns, and wire size. A simple step-by-step filter inductor design procedure is given. Values of $k_{g}$ for common ferite core shapes are tabulated in Appendix D.

Extension of the $K_{g}$ method to multiple-winding elements is covered in Section 14.3. In applications requiring multiple windings, it is necessary to optimize the wire sizes of the windings so that the overall copper loss is minimized. It is also necessary to write an equation that relates the peak flux density to the applied waveforms or to the desired winding inductance. Again, a simple step-by-step transformer design approach is given.

The goal of the $K_{g}$ approach of this chapler is the design of a magnetic device having a given copper loss. Core loss is not specifically addressed in the $K_{g}$ approach, and $B_{\text {mux }}$ is a given fixed value. In the next chapter, the flux density is treated as a design variable to be optimized. This allows the overall loss (i.e., core loss phus copper loss) to be minimized.

### 14.1 FILTER INDUCTOR DESIGN CONSTRAINTS

A filter inductor employed in a CCM buck converter is illustrated in Fig. 14.1(a). In this application, the value of inductance $L$ is usually chosen such that the inductor current ripple peak magnitude $\Delta i$ is a small fraction of the full-load inductor current de component $I$, as illustrated in Fig. 14.1(b). As illustrated in Fig. 14.2, an air gap is employed that is sufficiently large to prevent saturation of the core by the peak


Fig. 14.1 Filter inductor employed in a CCM buck converter: (a) circuit schematic, (b) inductor current waveform.


Fig. 14.2 Filter inductor: (a) structure, (b) magnetic circuit model.
current $I+\Delta i$.
Let as consider the design of the filter inductor illustrated in Figs. 14.1 and 14.2. It is assumed that the core and proximity losses are negligible, so that the inductor losses are dominated by the low-frequency copper losses. The inductor can therefore be modeled by the equivalent cireuit of Fig. 14.3, in which $R$ represents the de resistance of the winding. It is desired to obtain a given inductance $L$ and given winding resistance $R$. The inductor should not saturate when a given worst-case peak carrent $I_{m a x}$ is applied. Note that specification of $R$ is cquivalent to specification of the copper loss $P_{c \dot{\prime}}$, since

$$
\begin{equation*}
P_{c \mathrm{cu}}=I_{\pi \mathrm{m}}^{2} R \tag{14.1}
\end{equation*}
$$

The influence of inductor winding resistance on convener efficiency and output voltage is modeled in Chapter 3.


Fig. 14.3 Filter inductor equivalent circuit.


Fig. 14.4 Filter inductor: (a) assunicd geonetry. (b) magnetic circuit.

It is assumed that the inductor geometry is topologically equivalent to Fig. 14.4(a). An equivalent magnetic circuit is illustrated in Fig. 14.4(b). The core reluctance $\mathscr{B}_{c}$ and air gap reluctance $\mathbb{R}_{g}$ are

$$
\begin{align*}
& \vec{A}_{c}=\frac{i_{c}}{\mu_{c} A_{c}}  \tag{14,2}\\
& \dot{x}_{g}=\frac{t_{g}}{\mu_{0} A_{c}}
\end{align*}
$$

where $t_{c}$ is the core magnetic path length, $A_{c}$ is the core cross-sectional area, $\mu_{c}$ is the core permeability, and $f_{p}$ is the air gap length. It is assumed that the core and air gap have the same cross-sectional areas. Solution of Fig. 14.4(b) yields

$$
\begin{equation*}
n i=\Phi\left(\dot{\vec{x}}_{c}+\ddot{y}_{x}\right) \tag{14.3}
\end{equation*}
$$

Usually, $\mathscr{B}_{c} \leqslant \mathscr{B}_{g^{+}}$and hence Eq. (14.3) can be approximated as

$$
\begin{equation*}
n i=\Phi \overline{\mathscr{F}}_{g} \tag{14.4}
\end{equation*}
$$

The air gap dominates the inductor properties. Four design constraints now can be identified.

### 14.1.1 Maximum Flux Density

Given a prak winding current $I_{\text {max }}$, it is desired to operate the core flux density at a maximum value $B_{\text {max }}$. The value of $B_{\text {max }}$ is chosen to be less than the worst-case saturation flux density $B_{y n}$ of the core material. Substitution of $\Phi=B A_{c}$ into Eq. (14.4) leads to

$$
\begin{equation*}
n i=B A_{c} \cdot \bar{B}_{g} \tag{14.5}
\end{equation*}
$$

Upon letting $I=I_{\max x}$ and $B=B_{\text {mur }}$, we obtain

This is the first design constraint. The lums ratio at and the air gap lengit $t_{\mathrm{k}}$ are unknowns.

### 14.1.2 Inductance

The given inductance value $L$ must be obtained. The inductance is equal to

$$
\begin{equation*}
L=\frac{n^{2}}{\bar{R}_{g}}=\frac{\mu_{0} A_{i} n^{2}}{k_{z}} \tag{14.7}
\end{equation*}
$$

This is the second design constraint. The turns ratio $n$, core area $A_{C}$, and gap length $\ell_{g}$ are unknown.

### 14.1.3 Winding Area

As illustrated in Fig. 14.5, the winding must fit through the window, i.e., the hole in the center of the core. The cross-sectional area of the conductor, or bare area, is $A_{w}$ If the winding has $n$ turns, then the area of copper conductor in the window is

$$
\begin{equation*}
n A_{W} \tag{14.8}
\end{equation*}
$$

If the core has window area $W_{A}$, then we can express the area available for the winding conductors as

$$
\begin{equation*}
K_{u} W_{a} \tag{14.9}
\end{equation*}
$$

where $K_{\alpha}$ is the window utilization factor, or fill factor. Hence, the third design constraint can be exprossed as

$$
\begin{equation*}
K_{A} W_{A} \geq n A_{W} \tag{14.10}
\end{equation*}
$$

The fill factor $K_{u}$ is the fraction of the core window area that is filled with copper. $K_{\mu}$ must lie herween zero and one. As discussed in [1], there are several mechanism that cause $K_{u}$ to be less than unity. Round wire does not pack perfectly; this reduces $K_{\mathrm{w}}$ by a factor of 0.7 to 0.55 , depending on the winding technique. The wire has insulation; the ratio of wire conductor area to total wire area varies from approximately 0.95 to 0.65 , depending on the wire size and type of insulation. The bobbin uses some of the window area. Insulation may be required between windings and/or winding layers. Typical values of $K_{\psi}$ for cores with winding bobbins are: 0.5 for a simple low-voltage inductor, 0.25 to 0.3 for an off-line transformer, 0.05 to 0.2 for a high-voltage transformer supplying several kV , and 0.65 for a low-voltage foil transformer or inductor.


Fig. 14.5 The winding must fit in the core window area.

### 14.1.4 Winding Resistance

The resistance of the winding is

$$
\begin{equation*}
R=\rho \frac{t_{B}}{A_{W}} \tag{14,11}
\end{equation*}
$$

where $\rho$ is the resistivity of the conductor material, $\epsilon_{b}$ is the length of the wire, and $A_{w}$ is the wire bare area. The resistivity of copper at room temperature is $1.724 \cdot 10^{-6} \Omega-\mathrm{cm}$. The length of the wire comprising an $n$-tum winding can be expressed as

$$
\begin{equation*}
\ell_{5}=n(M L T) \tag{14.12}
\end{equation*}
$$

where ( $M L T$ ) is the mean-length-per-turn of the winding. The mean-length-per-turn is a function of the core geomerry. Substitution of Eq. (14.12) into (14.11) leads to

$$
\begin{equation*}
R=\rho \frac{n(M L T)}{A_{W}} \tag{14.13}
\end{equation*}
$$

This is the fourth constraint.

### 14.1.5 The Core Geometrical Constant $K_{g}$

The four constraints, Eqs. (14.6), (14.7), (14.10), and (14.13), involve the quantities $A_{C}, W_{A}$, and $M L T$, which are functions of the core geometry, the quantities $I_{\text {mex }}, B_{\text {max }}, \mu_{0}, L_{,} K_{u}, R$, and $\rho$, which are given specifications or other known quantities, and $n, \boldsymbol{f}_{g}$, and $A_{y}$, which are unknowns. Elimination of the unknowns $n, \ell_{g}$, and $A_{w}$ leads to the following equation:

$$
\begin{equation*}
\frac{A_{c}^{2} W_{A}}{(M L T)} \geq \frac{\rho L^{2} I_{\text {max }}^{2}}{B_{\text {nuas }}^{2} R k_{n}} \tag{14,14}
\end{equation*}
$$

The quantities on the right side of this equation are specifications or other known quantities. The left side of the equation is a function of the core geometry alone. It is necessary to choose a core whose geometry satisfies Eq. (14.14).

The quantity

$$
\begin{equation*}
K_{\mathrm{g}}=\frac{A_{\hat{2}}^{2} W_{n}}{\overline{M L T})} \tag{14.15}
\end{equation*}
$$

is called the core geometrical constant. It is a figure-of-merit that describes the effective electrical size of magnetic cores, in applications where copper loss and maximum flux density are specified. Tables are included in Appendix D that list the values of $K_{g}$ for several standard families of ferrite cores. $K_{g}$ has dimensions of length to the fifth power.

Equation (14.14) reveals how the specifications affect the core size. Increasing the inductance or peak current requires an increase in core size. Increasing the peak flux density allows a decrease in core size, and hence it is advantageous to use a core material that exhibits a high saturation flux density. Allowing a larger winding resistance $R$, and hence larger copper loss, leads to a smaller core. Of coarse,
the increased copper loss and smaller core size will lead to a higher temperature rise, which may be unacceptable. The fill factor $K_{u}$ also influences the core size.

Equation (14.15) reveals how core geometry affects the core capabilities. An inductor capable of meeting increased electrical requirements can be obtained by increasing either the core area $A_{c}$, or the window area $W_{A}$. Increase of the core area requires additional iron core naterial. Increase of the window area implies that additional copper winding material is employed. We can trade iron for copper, or vice versa, by changing the core geometry in a way that maintains the $K_{g}$ of Eq. (14.15).

### 14.2 A STEP-BY-STEP PROCEDURE

The procedure developed in Section 14.1 is summarized below. This simple filter inductor design procedure should be regarded as a first-pass approach. Numerous issues have been neglected, including detailed insulation requirements, conductor eddy current losses, temperature rise, roundoft of number of furms, etc.

The following quantities are specified, using the units noted:

| Wire resistivity | $\rho$ | $(\Omega-\mathrm{cm})$ |
| :--- | :--- | :--- |
| Peak winding current | $I_{\text {mas }}$ | (A) |
| lnductance | $L$ | $(\mathrm{H})$ |
| Winding resistance | $R$ | $(\Omega)$ |
| Winding fill factor | $K_{t}$ |  |
| Maximum operating flux density | $B_{\text {max }}$ | (T) |

The core dimensions are expressed in cm:

| Core cross-sectional area | $A_{c}$ | $\left(\mathrm{~cm}^{2}\right)$ |
| :--- | :--- | :--- |
| Core window area | $W_{A}$ | $\left(\mathrm{~cm}^{2}\right)$ |
| Mean length per turn | $M L T$ | $(\mathrm{~cm})$ |

The use of centimeters rather than meters requires that appropriate factors be added to the design equations.

1. Determine core size

$$
\begin{equation*}
K_{s} \geq \frac{\rho L^{2} I_{\max }^{2}}{B_{\max }^{2}} \frac{R K_{u}}{} 10^{8} \quad\left(\mathrm{~cm}^{5}\right) \tag{14.16}
\end{equation*}
$$

Choose a core which is large enough to satisfy this inequality. Note the values of $A_{c}$, $W_{A}$, and $M L T$ for this core. The resistivity $\rho$ of copper wire is $1.724 \cdot 10^{-6} \Omega-\mathrm{cm}$ at room temperature, and $2.3 \cdot 10^{-6} \Omega-\mathrm{cm}$ at $100^{\circ} \mathrm{C}$.
2. Determine air gap length

$$
\begin{equation*}
\boldsymbol{C}_{g}=\frac{\mu_{\mathrm{i}} L L_{\max }^{2}}{B_{\max }^{2} A_{\mathrm{c}}} 10^{4} \tag{14.17}
\end{equation*}
$$

with $A_{c}$ expressed in $\mathrm{cm}^{2}, \mu_{0}=4 \pi \cdot 10^{-7} \mathrm{H} / \mathrm{m}$. The air gap length is given in meters. The value expressed in Eq. (I4.17) is approximate, and neglects fringing flux and other nonidealities.

Core manufacturers sell gapped cores. Rather than specifying the air gap length, the equivalent quantity $A_{L}$ is used. $A_{L}$ is equal to the inductance, in $m H$, obtained with a winding of 1000 turms. When $A_{L}$ is specified, it is the core manufacturer's responsibility to obtain the correct gap length. Equation (14.17) can be modified to yield the required $A_{L}$, as follows:

$$
\begin{equation*}
A_{L}=\frac{10 B_{\text {muta }}^{2} A_{c}^{2}}{L I_{\text {max }}^{2}} \quad(\mathrm{mH} / 1000 \text { turns }) \tag{14.18}
\end{equation*}
$$

where $A_{c}$ is given in $\mathrm{cm}^{2}, L$ is given in Henries, and $B_{\text {wine }}$ is given in Tesla.
3. Determine number of turns

$$
\begin{equation*}
n=\frac{L I_{\operatorname{mex}}}{B_{\max } A_{c}} 10^{4} \tag{14.19}
\end{equation*}
$$

4. Evaluate wire size

$$
\begin{equation*}
A_{w} \leq \frac{K_{t} W_{A}}{n} \quad\left(\mathrm{~cm}^{2}\right) \tag{14,20}
\end{equation*}
$$

Select wire with bare copper area less than or equal to this value. An American Wire Gauge table is included in Appendix D.

As a check, the winding resistance can be computed:

$$
\begin{equation*}
R=\frac{\rho n(M L T)}{A_{w}} \quad(\Omega) \tag{14.21}
\end{equation*}
$$

### 14.3 MULTIPLE-WINDING MAGNETICS DESIGN VIA THE $K_{g}$ METHOD

The $K_{g}$ method can be extended to the case of multiple-winding magnetics, such as the transformers and coupled inductors described in Sections 13.5 .3 to 13.5.5. The desired ums ratios, as well as the desired winding voltage and current waveforms, are specified. In the case of a coupled inductor or llyback transtormer, the magnetizing inductance is also specified. It is desired to select a core size, number of tums for each winding, and wire sizes. It is also assumed that the maximum flux density $B_{\text {macr }}$ is given.

With the $K_{g}$ method, a desired copper loss is attained. In the multiple-winding case, each winding contributes some copper loss, and it is necessary to allocate the available window area among the various windings. In Section 14.3 .1 below, it is found that total copper loss is minimized if the window area is divided between the windings according to their apparent powers. This result is employed in the following sections, in which an optimized $K_{g}$ method for coupled inductor design is developed.

### 14.3.1 Window Area Allocation

The first issue to settle in design of a multiple-winding magnetic device is the allocation of the window area $A_{w}$ among the various windings. It is desired to design a device having $k$ windings with turns ratios $n_{1}: n_{2}: \ldots: n_{k}$. These windings must conduct ms currents $I_{1}, I_{2}, \ldots, I_{k}$ respectively. It should be noted that the windings are effectively in parallel: the winding voltages are ideally related by the tums ratios


Fig. 14.6 It is desired to optimally allocate the window area of a $k$-winding magnetic element to minimize lowfrequency copper losses, with given mes winding currents and tums ratios.

$$
\begin{equation*}
\frac{v_{1}(t)}{n_{J}}=\frac{v_{2}(t)}{n_{2}}=\cdots=\frac{v_{k}(t)}{n_{k}} \tag{14,22}
\end{equation*}
$$

However, the winding rms currents are determined by the loads, and in general are not related to the turns ratios. The device is represented schematically in Fig. 14.6.

The relevant geometrical parameters are summarized in Fig. 14.7(a). It is necessary to allocate a portion of the total window area $W_{A}$ to each winding, as illustrated in Fig. 14.7(b). Let $\alpha_{j}$ be the fraction of the window area allocated to winding $j$, where

$$
\begin{align*}
& \dot{0}<\alpha_{j}<1  \tag{14.23}\\
& \alpha_{1}+\alpha_{2}+\cdots+\alpha_{k}=1
\end{align*}
$$

Fig. 14.7 Basic core topology, including window area $W_{4}$ enclosed by core (a). The window is allocated to the various windings to minimize lowfrequency copper loss (b).
(a)


The low-frequency copper loss $P_{\text {cui } j}$ in winding $j$ depends on the de resistance $R_{j}$ of winding $j$, as follows:

$$
\begin{equation*}
P_{c a, j}=I_{j}^{2} R_{j} \tag{14.24}
\end{equation*}
$$

The resistance of winding $j$ is

$$
\begin{equation*}
R_{j}=\rho \frac{\ell_{j}}{A_{W, j}} \tag{14.25}
\end{equation*}
$$

where $\rho$ is the wire resistivity, $\epsilon_{j}$ is the length of the wire used for winding $j$, and $A_{W_{j}}$ is the cross-sectional area of the wire used for winding $j$. These guantities can be expressed as

$$
\begin{gather*}
c_{j}=n_{j}(M L T)  \tag{14,26}\\
A_{W_{, j}}=\frac{W_{A} K_{\mu} \alpha_{j}}{n_{j}} \tag{14.27}
\end{gather*}
$$

where (MLT) is the winding mean-length-per-turn, and $K_{\mathrm{ff}}$ is the winding fill factor. Substitution of these expressions into Eq. (14.25) leads to

$$
\begin{equation*}
R_{j}=\rho \frac{n_{j}^{2}(M L T)}{W_{n}^{\prime} K_{a}^{\prime} \alpha_{j}} \tag{14.2B}
\end{equation*}
$$

The copper loss of winding $j$ is therefore

$$
\begin{equation*}
P_{\text {tulj }}=\frac{n_{i j}^{2} z_{j}^{2} \rho(M L T)}{W_{A} K_{u} \alpha_{j}} \tag{14.29}
\end{equation*}
$$

The total copper loss of the $k$ windings is

It is desired to choose the $\alpha_{j} s$ such that the total copper loss $P_{\text {cu, we }}$ is minimized. Let us consider what happens when we vary one of the $\alpha$ s, say $\alpha_{1}$, between 0 and $I$.

When $\alpha_{1}=0$, then we allocate zero area to winding I. In conscquence, the resistance of winding I tends to infinity. The copper loss of winding I also tends to infinity. On the other hand, the other windings are given maximum area, and hence their copper losses can be reduced. Nonetheless, the total copper loss tends to infinity.

When $\alpha_{1}=1$, then we allocate all of the window arca to winding 1 , and none to the other windings. Hence, the resistance of winding 1 , as well as its low-frequency copper loss, are minimized. But the copper losses of the remaining windings tend to infinity.

As illustrated in Fig. 14.8, there must be an optimum value of $\alpha_{1}$ that lies between these two extremes, where the total copper loss is minimized. Let us compute the optimum values of $\alpha_{1}, \alpha_{2}, \ldots, \alpha_{k}$ using the method of Lagrange multipliers. It is desired to minimize Eq. (14.30), subject to the constraint of Ec. (14.23). Hence, we definc the function


Fig. 14.8 Variation of copper losses with $Q_{1}$.

$$
\begin{equation*}
f\left(\alpha_{1}, \alpha_{2}, \cdots, \alpha_{k}, \xi\right)=P_{\text {cu, w. }}\left(\alpha_{1}, \alpha_{2}, \cdots, \alpha_{k}\right)+\xi g\left(\alpha_{1}, \alpha_{2}, \cdots, \alpha_{k}\right) \tag{14.3}
\end{equation*}
$$

where

$$
\begin{equation*}
g\left(\alpha_{1}, \alpha_{2}, \cdots, \alpha_{k}\right)=1-\sum_{j=1}^{k} \alpha_{j} \tag{14.32}
\end{equation*}
$$

is the constraint that must equal zero, and $\xi$ is the Lagrange multiplier. The optimum point is the solution of the system of equations

$$
\begin{align*}
& \frac{\partial f\left(\alpha_{1}, \alpha_{2}, \cdots, \alpha_{k} \xi\right)}{\partial \alpha_{l}}=0 \\
& \frac{\partial f\left(\alpha_{1}, \alpha_{2}, \cdots, \alpha_{k} \xi\right)}{\partial \alpha_{2}}=0  \tag{14.33}\\
& \vdots \\
& \frac{\partial f\left(\alpha_{1}, \alpha_{2}, \cdots, \alpha_{k} \xi\right)}{\partial \alpha_{k}}=0 \\
& \frac{\partial f\left(\alpha_{1}, \alpha_{2}, \cdots, \alpha_{k} \xi\right)}{\partial \xi}=0
\end{align*}
$$

The solution is

$$
\begin{gather*}
\xi=\frac{\rho(M L T)}{\bar{W}_{A} K_{u}}\left(\sum_{j=1}^{k} n_{j} I_{j}\right)^{2}=P_{c u \mu u}  \tag{4.34}\\
\alpha_{m}=\frac{n_{m l} I_{m}}{\sum_{j=1}^{k} n_{j} I_{j}} \tag{1435}
\end{gather*}
$$

This is the optimal choice for the os, and the resulting minimum value of $P_{\text {cu,tot }}$
According to Eq. (14.22), the winding voltages are proportional to the turns ratios. Hence, we can express the $\alpha_{m} s$ in the altemate form

$$
\begin{equation*}
\alpha_{m}=\frac{V_{m} I_{m}}{\sum_{j=1}^{k} V_{i} I_{j}} \tag{14.36}
\end{equation*}
$$

by multiplying and dividing Eq . (14.35) by the quantity $V_{m} / n_{m}$. It is irrelevant whether rms or peak voltages are used. Equation (14.36) is the desired result. It states that the window area should be allocated to the various windings in propontion to their apparent powers. The numerator of Eq, ( 14.36 ) is the apparent power of winding $m$, equal to the product of the rms current and the voltage. The denominator is the sum of the apparent powers of all windings.

As an example, consider the PWM full-bridge transfommer having a center-tapped secondary, as illustrated in Fig. 14.9. This can be viewed as a thrce-winding transformer, having a single primary-side winding of $n_{1}$ turns, and two secondary-side windings, each of $n_{2}$ turms. The winding current waveforms $i_{1}(t), i_{2}(t)$, and $i_{3}(t)$ are illustrated in Fig, 14,10. Their rms values are

$$
\begin{gather*}
I_{1}=\sqrt{\frac{1}{2 T_{s}} \int_{0}^{2 T_{s}} i_{1}^{2}(t) d t}=\frac{n_{2}}{n_{1}} I \sqrt{D}  \tag{14.37}\\
I_{2}=I_{3}=\sqrt{\frac{1}{2 T_{s}} \int_{0}^{2 \overrightarrow{T_{s}}} i_{2}^{2}(t) d t}=\frac{1}{2} I \sqrt{1+D} \tag{14.38}
\end{gather*}
$$

Substitution of these expressions into $\mathrm{Eq},(14,35)$ yields

$$
\begin{gather*}
\alpha_{1}=\frac{1}{\left(1+\sqrt{\frac{1+D}{D}}\right)}  \tag{14.39}\\
\alpha_{2}=\alpha_{3}=\frac{1}{2} \frac{1}{\left(1+\sqrt{\frac{D}{1+D}}\right)} \tag{14,40}
\end{gather*}
$$

If the design is to be optimized at the operating point $D=0.75$, then one obtains

$$
\begin{align*}
& \alpha_{1}=0.396 \\
& \alpha_{2}=0.302  \tag{14.41}\\
& \alpha_{5}=0.302
\end{align*}
$$

So approximately $40 \%$ of the window area should be allocated to the primary winding, and $30 \%$ should


Fig. 149 PWM full-bridge transformer example.

Fig. 14.10 Transformer waveforms, PWM full-bridge converter example.

be allocated to each half of the center-tapped secondary. The total copper loss at this optimal design point is found from evaluation of Eq. (14.34):

$$
\begin{align*}
P_{\text {cu, bat }} & =\frac{\rho(M L T)}{W_{A} K_{H}}\left(\sum_{i=1}^{3} n_{j} I_{J}\right)^{2}  \tag{14.42}\\
& =\frac{\rho(M L T) n_{2}^{2} I^{2}}{W_{A} K_{4}}(1+2 D+2 \sqrt{D(1+D)})
\end{align*}
$$

### 14.3.2 Coupled Inductor Design Constraints

Let us now consider how to design a $k$-winding coupled inductor, as discussed in Section 13.5.4 and illustrated in Fig. 14.11. It is desired that the magnetizing inductance be a specified value $L_{M}$. refered to winding 1. It is also desired that the numbers of turns for the other windings be chosen according to desired turns ratios. When the magnetizing cament $i_{M}(t)$ reaches its maximum value $I_{M, \text { max }}$, the coupled inductor should operate with a given maximum lux density $B_{\text {max }}$. With rms currents $I_{1}, I_{2}, \ldots, I_{k}$ applied to the respective windings, the total copper loss should be a desired value $P_{c u}$ given by Eq. (14.34). Hence, the design procedure involves selecting the core size and number of primary turns so that the desired magnetizing inductance, the desired flux density, and the desired total copper loss are achieved. Other quantities, such as air gap length, secondary tums, and wire sizes, can then be selected. The derivation follows the derivation for the single winding case (Scction 14.1), and incoporates the window area optimization of Section 14,3.1.

The magnetizing current $i_{M}(t)$ can be expressed in terms of the winding curreats $i_{1}(t), i_{2}(t), \ldots$, $i_{k}(t)$ by solution of Fig. 14.11 (a) (or by use of Ampere's Law), as follows:

$$
\begin{equation*}
i_{M}(t)=i_{1}(t)+\frac{n_{2}}{n_{1}} i_{2}(t)+\cdots+\frac{n_{k}}{n_{1}} i_{k}(t) \tag{14.43}
\end{equation*}
$$

By solution of the magnetic circuit model of Fig. 14.1 I(b), we can write


Fig. 14.11 A $k$-winding magnctic device, with specified turns ratios and waveforms: (a) electrical circuit model, (b) a magnetic circuit model.

$$
\begin{equation*}
n_{1} i_{M}(t)=B(t) A_{s} \cdot \bar{A}_{g} \tag{14,44}
\end{equation*}
$$

This equation is analogous to Eq . (14.4), and assumes that the reluctance $\mathrm{B}_{4}$ of the air gap is much larger than the reluctance $M_{c}$ of the core. As usual, the total flux $\Phi(t)$ is equal to $B(t) A_{c}$. Leakage inductances are ignored.

To avoid saturation of the core, the instantaneons flux density $B(t)$ must be less than the saturation flux density of the core material, $B_{\text {sat }}$ Let us define $I_{M, m m x}$ as the maximum value of the magnetizing current $i_{M}(t)$. According to Eq. (14.44), this will lead to a maximum flux density $B_{\text {rank }}$ given by

$$
\begin{equation*}
n_{1} I_{\mathrm{m}, \mathrm{mur}}=B_{m u x} A_{\mathrm{c}} \cdot \not \mathscr{A}_{g}=B_{\operatorname{mau}} \frac{\ell_{g}}{\mu_{0}} \tag{14.45}
\end{equation*}
$$

For a value of $I_{M, m \times x}$ given by the circuit application, we should use Eq. (14.45) to choose the turns $n_{1}$ and gap length $E_{B}$ such that the maximum flux density $B_{m o x}$ is less than the saturation density $B_{\text {sar }}$. Equation ( 14.45 ) is similar to Eq . (14.6), but accounts for the magnetizations produced by multiple winding currents.

The magnetizing inductance $L_{M}$, referred to winding 1 , is equal to

$$
\begin{equation*}
L_{M}=\frac{n_{1}^{2}}{A_{g}}=n_{j}^{2} \frac{\mu_{1} A_{i}}{\xi_{g}} \tag{14.46}
\end{equation*}
$$

This equation is analogous to Eq. (14.7).
As shown in Section 14.3.1, the total copper loss is minimized when the core window area $W_{A}$ is allocated to the various windings according to Eq. (14.35) or (14.36). The total copper loss is then given by Eq. ( 14.34 ). Equation ( 14.34 ) can be expressed in the form

$$
\begin{equation*}
P_{c u}=\frac{\mathrm{p}(M L T) m_{j}^{2} I_{\mathrm{m}}^{2}}{W_{A} K_{u}} \tag{14.47}
\end{equation*}
$$

where

$$
\begin{equation*}
I_{\mathrm{tat}}=\sum_{j=1}^{k} \frac{n_{j}}{\pi_{1}} r_{j} \tag{14.48}
\end{equation*}
$$

is the sum of the rms winding cuitents, referred to winding 1 .
We can now eliminate the unknown quantities $\ell_{g}$ and $n_{\mathrm{t}}$ from Eqs. (14.45), (14.46), and (14.47). Equation (14.47) then becomes

$$
\begin{equation*}
P_{c x}=\frac{\rho(M L T) L_{M H}^{2} I_{w a}^{2} I_{M, w a x}^{2}}{B_{\text {maxar }}^{2} A_{i}^{2} W_{A} K_{w}} \tag{14.49}
\end{equation*}
$$

We can now rearange this equation, by grouping terms that involve the core geometry on the left-hand side, and specifications on the right-hand side:

$$
\begin{equation*}
\frac{A_{c}^{t} W_{A}}{(M L T)}=\frac{\rho L_{M 1}^{2} I_{t u}^{2} I_{A, \text { max }}^{2}}{B_{\operatorname{sux}}^{2} K_{\mathrm{u}} P_{c u}} \tag{14.50}
\end{equation*}
$$

The left-hand side of the equation can be recognized as the same $K_{g}$ term defined in Eq. (14.15). Therefore, to design a coupled inductor that meets the requirements of operating with a given maximum fux density $B_{\text {max }}$, given primary magnetizing inductance $L_{M}$, and with a given total copper loss $P_{c u}$, we must select a core that satisfies

$$
\begin{equation*}
K_{g} \geq \frac{\rho l_{M}^{2} I_{\text {isI }}^{2} I_{M, \text { mur }}^{2}}{E_{\text {mar }}^{2} K_{u} P_{G u}} \tag{14.51}
\end{equation*}
$$

Once such a core is found, then the winding I turns and gap length can be selected to satisfy Eqs. (14.45) and (14.46). The tums of windings 2 through $k$ are selected according to the desired turns ratios. The window area is allocated among the windings according to Eq. (14.35), and the wire gauges are chosen using Eq. (14.27).

The procedure above is applicable to design of coupled inductors. The results are applicable to design of flyback and SEPIC transformers as well, although it should be noted that the procedure does not account for the effects of core or proximity loss. It also can be extended to design of other devices, such as conventional transformers-doing so is left as a homework problem.

### 14.3.3 Design Procedure

The following quantities are specified, using the units noted:
Wire effective resistivity $\rho(\Omega-\mathrm{cm})$

Total ams winding curents, reterred to winding I

$$
\begin{equation*}
I_{t a i}=\sum_{j=1}^{k} \frac{\pi_{i}}{p_{i}} l_{j} \tag{A}
\end{equation*}
$$

Desired turns ratios

$$
\begin{equation*}
I_{M, \text { mex }} \tag{A}
\end{equation*}
$$

$n_{2} / m_{1}, n_{3} / m_{1}$, etc.

| Magnetizing inductance, relerred to winding l | $L_{M}$ | (H) |
| :--- | :--- | :--- |
| Allowed total copper loss | $P_{r u}$ | (W) |
| Winding fill factor | $K_{\mu}$ |  |
| Maximum operating fux density | $B_{m a x}$ | (T) |
| mensions are expressed in cm: |  |  |
| Core cross-sectional area | $A_{0}$ | $\left(\mathrm{~cm}^{2}\right)$ |
| Core window area | $W_{A}$ | (cm²) |
| Mean length per tum: | $M L T$ | (cm) |

The use of centimeters rather than meters requires that appropriate factors be added to the design equations.

1. Determine core size

$$
\begin{equation*}
K_{\mathrm{R}} \geq \frac{\rho L_{M}^{2} I_{i o s}^{2} I_{M, \text { mur }}^{2}}{B_{\operatorname{mox}}^{2}} P_{c u}^{K_{u}} \quad 0^{8} \quad\left(\mathrm{~cm}^{5}\right) \tag{14.52}
\end{equation*}
$$

Choose a core which is large enough to satisty this inequality. Note the values of $A_{c}$, $W_{A}$, and $M L T$ for this core. The resistivity $\rho$ of copper wire is $1.724 \cdot 10^{-6} \Omega-\mathrm{cm}$ at room temperature, and $2.3 \cdot 10^{-6} \Omega-\mathrm{cm}$ at $100^{\circ} \mathrm{C}$.
2. Determine air gap length

$$
\begin{equation*}
\ell_{g}=\frac{\mu_{0} L_{M} I_{A, \pi \mathrm{max}}^{2}}{B_{m u x}^{2} A_{c}} 10^{4} \tag{14.53}
\end{equation*}
$$

Here, $B_{\text {max }}$ is expressed in Tesla, $A_{c}$ is expressed in $\mathrm{cm}^{2}$, and $t_{g}$ is expressed in meters. The permeability of free space is $\mu_{0}=4 \pi \cdot 10^{-7} \mathrm{H} / \mathrm{m}$. This value is approximate, and neglects fringing flux and other nonidealities.
3. Determine number of winding 1 turts

$$
\begin{equation*}
n_{\mathrm{I}}=\frac{L_{M_{M}} I_{M, \text { max }}}{B_{m a r} A_{c}} 10^{4} \tag{14.54}
\end{equation*}
$$

Here, $B_{m a x}$ is expressed in Tesla and $A_{c}$ is expressed in $\mathrm{cm}^{2}$.
4. Determine number of secondary turns

Use the desired turns ratios:

$$
\begin{align*}
& n_{2}=\left(\frac{n_{2}}{n_{1}}\right) n_{1} \\
& n_{3}=\left(\frac{n_{3}}{n_{1}}\right) n_{1} \tag{14.55}
\end{align*}
$$

5. Evaluate fraction of window area allocated to each winding

$$
\begin{gather*}
\alpha_{1}=\frac{n_{1} I_{1}}{n_{1} I_{b o t}} \\
\alpha_{2}=\frac{n_{2} I_{2}}{n_{1} I_{w a t}}  \tag{14.56}\\
\vdots \\
\alpha_{k}=\frac{n_{k} I_{k}}{n_{1} I_{w a t}}
\end{gather*}
$$

6. Evaluate wire sizes

$$
\begin{aligned}
& A_{w 1} \leq \frac{\alpha_{1} K_{u} W_{A}}{n_{1}} \\
& A_{w z} \leq \frac{\alpha_{2} K_{u} W_{A}}{n_{2}}
\end{aligned}
$$

included in Appendix D.

### 14.4 EXAMPLES

### 14.4.1 Coupled Inductor for a Two-Output Forward Converter

As a first example, let us consider the design of coupled inductors for the two-output forward converter illustrated in Fig. 14.12. This element can be viewed as two filter inductors that are wound on the same core. The turns ratio is chosen to be the same as the ratio of the output voltages. The magnetizing inductance performs the function of filtering the switching hamonics for both outputs, and the magnetizing cument is equal to the sum of the reflected winding curents.

At the nominal full-load operating peint, the converter operates in the continuous conduction mode with a duty cycle of $D=0.35$. The switching frequency is 200 kHz . At this operating point, it is desired that the ripple in the magnetizing current have a peak magnitude equal to $20 \%$ of the de component of magnetizing current.

The dc component of the magnetizing current $I_{M}$ is

$$
\begin{align*}
I_{M} & =I_{1}+\frac{n_{2}}{n_{l}} I_{2} \\
& =(4 \mathrm{~A})+\frac{12}{28}(2 \mathrm{~A})  \tag{14.58}\\
& =4.86 \mathrm{~A}
\end{align*}
$$

The magnetizing current ripple $\Delta i_{M}$ can be expressed as
(a)

(b)

(c)


Fig. 14.12 Two-output forward converter example: (a) circuit schematic, (b) coupled inductor model inserted into converter sceondary-side circuit, (c) magnctizing carrent and voltage waveforms of coupled inductor, referred to winding $I$.

$$
\begin{equation*}
\Delta i_{k}=\frac{V_{1} D T_{A}}{2 L_{M}} \tag{14.59}
\end{equation*}
$$

Since we want $\Delta i_{M}$ to be equal to $20 \%$ of $I_{M}$, we should choose $L_{M}$ as follows:

$$
\begin{align*}
L_{M} & =\frac{V_{1} D^{\prime} T_{E}}{2 A I_{M}} \\
& =\frac{(28 \mathrm{~V})(1-0.35)(5 \mu, 5)}{2(4.86 \mathrm{~A})(20 \%)}  \tag{14.60}\\
& =47 \mu \mathrm{H}
\end{align*}
$$

The peak magnetizing curfent, referred to winding 1 , is therefore

$$
\begin{equation*}
I_{M, n a x}=I_{M}+\Delta i_{M}=5.83 \mathrm{~A} \tag{14.61}
\end{equation*}
$$

Since the current ripples of the winding currents are small compared to the respective dc components, the
rms values of the winding currents are approximately equal to the de components: $I_{\mathrm{i}}=4 \mathrm{~A}, I_{2}=2 \mathrm{~A}$. Therefore, the sum of the rms winding currents, referred to winding 1 , is

$$
\begin{equation*}
I_{t o t}=I_{1}+\frac{n_{2}}{n_{1}} I_{2}=4.86 \mathrm{~A} \tag{14.62}
\end{equation*}
$$

For this design, it is decided to allow 0.75 W of copper loss, and to operate the core at a maximum flux density of 0.25 Tesla. A fill factor of 0.4 is assumed. The required $K_{8}$ is found by evaluation of Eq. (14.52), as follows:

$$
\begin{align*}
K_{g} & \geq \frac{\left(1.724 \cdot 10^{-6} \Omega-c \mathrm{~cm}\right)(47 \mu \mathrm{H})^{2}(4.86 \mathrm{~A})^{2}(5.83 \mathrm{~A})^{2}}{(0.25 \mathrm{~T})^{2}(0.75 \mathrm{~W})(0.4)} 10^{8}  \tag{14.63}\\
& =16 \cdot 10^{-3} \mathrm{~cm}^{5}
\end{align*}
$$

A ferrite $\mathrm{PQ} 20 / 16$ core is selected, which has a $K_{g}$ of $22.4 \cdot 10^{-3} \mathrm{~cm}^{5}$. From Appendix D , the geometrical parameters for this core are: $A_{c}=0.62 \mathrm{~cm}^{2}, W_{A}=0.256 \mathrm{~cm}^{2}$, and $M L T=4.4 \mathrm{~cm}$.

The air gap is found by evaluation of Eq. (14.53) as follows:

$$
\begin{align*}
\ell_{\mathrm{x}} & =\frac{\mu_{0} L_{M} I_{\text {M }}^{2}}{B_{\max }^{2}} 10^{4} \\
& =\frac{\left(4 \pi \cdot 10^{-7} \mathrm{H} / \mathrm{m}\right)(47 \mu \mathrm{H})(5.83 \mathrm{~A})^{2}}{(0.25 \mathrm{~T})^{2}\left(0.62 \mathrm{~cm}^{2}\right)} 10^{4}  \tag{14,64}\\
& =0.52 \mathrm{~mm}
\end{align*}
$$

In practice, a slightly longer air gap would be necessary, to allow for the effects of fringing flux and other nonidealities. The winding 1 turns are found by evaluation of Eq. (14.54):

$$
\begin{align*}
n_{1} & =\frac{L_{M} I_{M \text {.nax }}}{E_{\text {muxi }} A_{c}} 10^{4} \\
& =\frac{(47 \mu H)(5,83 \mathrm{~A})}{(0.25 \mathrm{~T})\left(0.62 \mathrm{~cm}^{2}\right)} 10^{4} \\
& =17.6 \text { turns }
\end{align*}
$$

The winding 2 turns are chosen according to the desired tums ratio:

$$
\begin{align*}
n_{2} & =\left(\frac{n_{2}}{n_{1}}\right) n_{1} \\
& =\left(\frac{12}{28}\right)(17.6)  \tag{14.66}\\
& =7.54 \text { turns }
\end{align*}
$$

The numbers of turns are rounded off to $n_{1}=17$ tums, $n_{2}=7$ tums ( $18: 8$ would be another possible choice). The window area $W_{A}$ is allocated to the windings according to the fractions from Eq. (14.56):

$$
\begin{align*}
& \alpha_{1}=\frac{n_{1} I_{j}}{n_{1} I_{\text {tor }}}=\frac{(17)(4 \mathrm{~A})}{(17)(4.86 \mathrm{~A})}=0.8235  \tag{14.67}\\
& \alpha_{2}=\frac{n_{2} I_{2}}{n_{1} I_{\text {tor }}}=\frac{(7)(2 \mathrm{~A})}{(17)(4.86 \mathrm{~A})}=0.1695
\end{align*}
$$

The wire sizes can therefore be chosen as follows:

$$
\begin{aligned}
& \begin{array}{c}
A_{w 1} \leq \frac{\alpha_{1} K_{H} W_{A}}{n_{1}}=\frac{(0.8235)(0.4)\left(0.256 \mathrm{~cm}^{2}\right)}{(17)}=4.96 \cdot 10^{-3} \mathrm{~cm}^{2} \\
\text { use AWG \#21 }
\end{array} \\
& A_{w^{2}-2} \leq \frac{\alpha_{2} K_{u} W_{n}}{n_{2}}=\frac{(0.1695)(0.4)\left(0.256 \mathrm{~cm}^{2}\right)}{(7)}=2.48 \cdot 10^{-3} \mathrm{~cm}^{2} \\
& \text { use AWG \#24 }
\end{aligned}
$$

### 14.4.2 CCM Flyhack Transformer

As a second example, let us design the flyback transformer for the converter illustrated in Fig. 14.13. This converter operates with an input voltage of 200 V , and produces an full-foad output of 20 V at 5 A . The switching frequency is 150 kHz . Under these operating conditions, it is desired that the converter operate in the continuous conduction mode, with a magnetizing current ripple equal to $20 \%$ of the dc component of magnetizing current. The duty cycle is chosen to be $D=0.4$, and the turns ratio is $n_{2} / n_{1}=$ 0.15 . A copper loss of 1.5 W is allowed, not including proximity effect losses. To allow room for isolation between the primary and secondary windings, a fill factor of $K_{u}=0.3$ is assumed. A maximum flux density of $B_{m a x}=0.25 \mathrm{~T}$ is used; this value is less than the worst-case saturation flux density $B_{\text {sat }}$ of the ferrite core material.

By solution of the converter using capacitor charge balance, the dc component of the magnetizing current can be found to be

$$
\begin{equation*}
I_{M}=\left(\frac{n_{2}}{n_{1}}\right) \frac{1}{D} \frac{V}{R}=1.25 \mathrm{~A} \tag{14.69}
\end{equation*}
$$

Hence, the magnetizing current ripple should be

$$
\begin{equation*}
\Delta i_{M}=(20 \%) I_{M}=0.25 \mathrm{~A} \tag{14.70}
\end{equation*}
$$

and the maximum value of the magnetizing current is

$$
\begin{equation*}
I_{M \text { min }}=I_{M}+\Delta i_{M}=1.5 \mathrm{~A} \tag{14.71}
\end{equation*}
$$

To obtain this ripple, the magnetizing inductance should be

$$
\begin{align*}
L_{M} & =\frac{V_{s} D T_{s}}{2 \Delta i_{M}}  \tag{14.72}\\
& =1.07 \mathrm{mIl}
\end{align*}
$$

The rms value of the primary winding current is found using Eq. (A.6) of Appendix A, as follows:

$$
\begin{equation*}
I_{1}=I_{M} \sqrt{D} \sqrt{1+\frac{1}{3}\left(\frac{\Delta i_{M}}{I_{W H}}\right)^{2}}=0.796 \mathrm{~A} \tag{14.73}
\end{equation*}
$$

Fig. 14.13 Flyback transfomer design example: (a) converter schematic, (b) typical waveforms.


The rms value of the secondary winding cursent is found in a similar manner:

$$
\begin{equation*}
I_{2}=\frac{H_{1}}{H_{2}} I_{M} \sqrt{D} \cdot \sqrt{\mathrm{I}+\frac{1}{3}\left(\frac{\Delta i_{H}}{I_{H}}\right)^{2}}=6.50 \mathrm{~A} \tag{14.74}
\end{equation*}
$$

Note that $I_{2}$ is not simply equal to the tums ratio multiplied by $I_{1}$. The total rms winding current is equal to:

$$
\begin{equation*}
I_{t o r}=I_{1}+\frac{n_{2}}{n_{1}} I_{2}=1.77 \mathrm{~A} \tag{14.75}
\end{equation*}
$$

We can now determine the necessary core size. Evaluation of Eq. (14.52) yields

$$
\begin{align*}
& K_{R} \geq \frac{\rho L_{M}^{2} I_{L u}^{2} I_{M, \max }^{2}}{B_{\max }^{2} P_{e z} K_{u}} 10^{8} \\
& =\frac{\left(1.724 \cdot 10^{-6} 92-\mathrm{cm}\right)\left(1.07 \cdot 10^{-3} \mathrm{H}\right)^{2}(1.77 \mathrm{~A})^{2}(1.5 \mathrm{~A})^{2}}{(0.25 \mathrm{~T})^{2}(1.5 \mathrm{~W})(0.3]} 10^{8} \tag{14.76}
\end{align*}
$$

The smallest EE core listed in Appendix D that satisfies this inequality is the EE30, which has $K_{g}=0.0857 \mathrm{~cm}^{5}$. The dimensions of this core are

$$
\begin{array}{ll}
A_{v} & 1.09 \mathrm{~cm}^{2} \\
W_{A} & 0.476 \mathrm{~cm}^{2}  \tag{14.77}\\
M L T & 6.6 \mathrm{~cm} \\
\epsilon_{\mathrm{wr}} & 5.77 \mathrm{~cm}
\end{array}
$$

The air gap length $i_{s}$ is chosen according to Eq. (14.53):

$$
\begin{align*}
\mathcal{C}_{g} & =\frac{\mu_{0} L_{M} I_{M}^{2}}{B_{\text {marar }}^{2} A_{c}} 10^{4} \\
& =\frac{\left(4 \pi \cdot 10^{-7} \mathrm{H} / \mathrm{m}\right)\left(1.07 \cdot 10^{-3} \mathrm{H}\right)(1.5 \mathrm{~A})^{2}}{(0.25 \mathrm{~T})^{2}\left(1.09 \mathrm{~cm}^{2}\right)} 10^{4}  \tag{1.4.78}\\
& =0.44 \mathrm{mmm}
\end{align*}
$$

The number of winding 1 lums is chosen according to Eq. (14.54), as follows:

$$
\begin{align*}
n_{1} & =\frac{L_{M} I_{M . \operatorname{mux}}}{B_{\text {mux }} A_{c}} 10^{4} \\
& =\frac{\left(1.07 \cdot 10^{-2} \mathrm{H}\right)(1.5 \mathrm{~A})}{(0.25 \mathrm{~T})\left(1.09 \mathrm{~cm}^{2}\right)} 10^{4}  \tag{14.79}\\
& =58.7 \text { turn.s. }
\end{align*}
$$

Since an integral number of tums is required, we round off this value to

$$
\begin{equation*}
n_{1}=59 \tag{14.80}
\end{equation*}
$$

To obtain the desired tums ratio, $n_{2}$ should be chosen as follows:

$$
\begin{align*}
n_{2} & =\left(\frac{n_{2}}{n_{1}}\right) n_{1}  \tag{14.81}\\
& =(0.15) 59 \\
& =8.81
\end{align*}
$$

We again round this value off, to

$$
\begin{equation*}
n_{2}=9 \tag{14.82}
\end{equation*}
$$

The fractions of the window area allocated to windings $I$ and 2 are selected in accordance with Eq. (14.56):

$$
\begin{align*}
& \alpha_{1}=\frac{I_{1}}{I_{t a}}=\frac{(0.796 \mathrm{~A})}{(1.77 \mathrm{~A})}=0.45  \tag{14.83}\\
& \alpha_{2}=\frac{n_{2} I_{2}}{n_{1} I_{s o r}}=\frac{(9)(6.5 \mathrm{~A})}{(59)(1.77 \mathrm{~A})}=0.55
\end{align*}
$$

The wire gauges should therefore be

$$
\begin{align*}
& A_{w_{1}} \leq \frac{\alpha_{1} K_{1} W_{A}}{n_{1}}=1.09 \cdot 10^{-3} \mathrm{~cm}^{2} \quad \text {-use \# } 28 \mathrm{AWG}  \tag{14.84}\\
& A_{W_{2}} \leq \frac{\alpha_{2} K_{L^{2}} W_{\mathrm{A}}}{n_{2}}=8.88 \cdot 10^{-3} \mathrm{~cm}^{2} \quad \text {-use } \# 19 \mathrm{AWG}
\end{align*}
$$

The above American Wire Gauges are selected using the wire gauge table given at the end of Appendix D.

The above design does not account for core loss or copper loss caused by the proximity effect. Let us compute the core loss for this design. Figure Fig. 14.14 contains a sketch of the $B-H$ loop for this design. The flux density $B(t)$ can be expressed as a dc component (determined by the de value of the magnetizing current $I_{M}$ ), plus an ac variation of peak amplitude $\Delta B$ that is determined by the carrent ripple $\Delta i_{b}$. The maximum value of $B(d)$ is labeled $B_{\text {mas }}$; this value is determincd by the sum of the dc component and the ac ripple component. The core material saturates when the applied $B(t)$ exceeds $B_{s u t}$; hence, to avoid saturation, $B_{\text {max }}$ should be less than $B_{\text {ame }}$. The core loss is determined by the amplitude of the ac variations in $B(t)$, i.e., by $\Delta B$.

The ac component $\Delta B$ is determined using Faraday's law, as follows. Solution of Faraday's law for the derivative of $B(t)$ teads to

$$
\begin{equation*}
\frac{d B(t)}{d t}=\frac{v_{t t}(t)}{n_{1} A_{r}} \tag{14.85}
\end{equation*}
$$

As illustrated in Fig. 14.15, the voltage applied during the first subinterval is $v_{m}(t)=V_{g}$. This causes the

Fig. 14.14 $\quad$ - $H$ loop for the Hyback cransformer design example.


Fig. 14.15 Variation of flux density $B(t)$, flyback transformer example.

flux density to increase with slope

$$
\begin{equation*}
\frac{d B(t)}{d t}=\frac{V_{t}}{n_{1} A_{\mathrm{t}}} \tag{14.86}
\end{equation*}
$$

Over the first subinterval $0<t<D T_{s}$, the flux density $B(t)$ changes by the net amount $2 \Delta B$. This net change is equal to the slope given by Eq. (14.86), multiplied by the interval length $D T_{s}$ :

$$
\begin{equation*}
\Delta B=\left(\frac{V_{g}}{2 n_{1} A_{c}}\right)\left(D T_{s}\right) \tag{14.87}
\end{equation*}
$$

Upon solving for $\Delta B$ and expressing $A_{c}$ in $\mathrm{cm}^{2}$, we obtain

$$
\begin{equation*}
\Delta B=\frac{V_{g} D T_{s}}{2 n_{1} A_{f}} 10^{4} \tag{14.88}
\end{equation*}
$$

For the fyback transfomer example, the peak ac flux density is found to be

$$
\begin{align*}
\Delta B & =\frac{(200 \mathrm{~V})(0.4)(6.67 \mu s)}{2(59)\left(1.09 \mathrm{~cm}^{2}\right)} 10^{4}  \tag{14.89}\\
& =0.041 \mathrm{~T}
\end{align*}
$$

To determine the core loss, we next examine the data provided by the manufacturer for the given core material. A typical plot of core loss is illustrated in Fig. 14.16. For the values of $\Delta B$ and switching frequency of the flyback transformet design, this plot indicates that 0.078 W will be lost in every $\mathrm{cm}^{3}$ of the core material. Of course, this value neglects the effects of harmonics on core loss. The total core loss $P_{f e}$ will therefore be equal to this loss density, multiplied by the volume of the core:

$$
\begin{align*}
P_{f \varepsilon} & =\left(0.078 \mathrm{~W}^{2} \mathrm{~cm}^{3}\right)\left(A_{c} i_{m}\right) \\
& =\left(0.078 \mathrm{~W} / \mathrm{cm}^{3}\right)\left(1.09 \mathrm{~cm}^{2}\right)(5.77 \mathrm{~cm})  \tag{14.90}\\
& =0.49 \mathrm{~W}
\end{align*}
$$

This core loss is somewhat less than the copper loss of 1.5 W , and neglecting the core loss is often warranted in designs that operate in the continuous conduction mode and that employ ferrite core materials.

Fig. 14.16 Determination of core loss density for the flyback transformer design example.


### 14.5 SUMMARY OF KEY POINTS

1. A variety of magnetic devices are commonly used in switching converters. These devices differ in their core fux density variations, as well as in the magritudes of the ac winding currents. When the flux density variations are small, core loss can be neglected. Alternatively, a low-frequency material can be used, having higher saturation flux density.
2. The core geometrical constant $K_{g}$ is a measure of the magnetic size of a core, for applications in which copper loss is dominant. In the $K_{g}$ design method, flux density and total copper loss are specified. Design procedures for single-winding filter inductors and for conventional multiple-winding transformers are derived.

## References

[1] C. W. T. McLyman, Transfomer and Inductor Design Hondbook, Second edition, New York: Marcel Dekker, 1988.
[2] S. Cuk, "Basics of Switched-Mode Power Conversion: Topologies, Magnetics, and Control," in Advances in Switched-Mode Power Conversion, Vol. 2, Irvine: Teslaco, pp. 292-305, 1983.
[3] T. G. Wilson Ir., T, G. Wilson, and H. A. Owen, "Coupling of Magnetic Besign Choices to DC-to-DC Conventer Electrical Performance," IEEE Applied Power Electronics Conference, 1994 Record, pp. 340347.
[4] S. Cuk and R. D. Middebrook, "Coupled-Inductor and Other Extensions of a New Optimum Topology Switching DC-to-DC Converter," IEEE Industry Applications Society Anmull Meeting, 1977 Proceedings, pp. 1110-1122.
[5] S. Cuk and Z. Zhang, "Coupled-Inductor Analysis and Design," IEEE Power Etectronics Specialists: Conjerence, 1986 Record, pp. 655-665.
[6] E. HNatek, Design of Solid-State Power Supplies, Second edition, New York; Van Nostrand Reinhold, 1981, Chapter 4.

## Problems

14.1 A simple buck converter operates with a 50 kHz switching frequency and a de input voltage of $v_{s}=40 \mathrm{~V}$. The output volage is $V=20 \mathrm{~V}$. The foal resistance is $R \geq 4 \Omega$.
(a) Determine the value of the output filter inductance $L$ such that the peak-to-average juductor current ripple $\Delta i$ is $10 \%$ of the de component $l$.
(b) Determiue the peak sleady-state inductor curtent $i_{\text {muar }}$.
(c) Design an inductor which heas the values of $L$ and $i_{\text {moxe }}$ from parts (a) and (b). Use a ferrite EE core, with $B_{\text {max }}=0.25 \mathrm{~T}$. Choose a value of winding resistance such that the inductor copper loss is less than or equal to $1 W$ at room temperature. Assume $K_{u}=0.5$. Specify: core size, gap length, wire size (AWG), and number of tums.
14.2 A boust converter operates at the following quiescent point: $V_{g}=28 \mathrm{~V}, \mathrm{~V}=48 \mathrm{~V}, P_{\text {trad }}=150 \mathrm{~W}$, $f_{s}=100 \mathrm{kFlz}$. Design the inductor for this converter. Choose the inductance value such that the peak current ripple is $10 \%$ of the de inductor current. Use a peak flux density of 0.225 T , and assume a fill factor of 0.5 . Allow copper loss equal to $0.5 \%$ of the load power, at room temperature. Use a ferrite PQ core. Specify: core size, ait gap lengtin, wire gauge, and number of turns.
14.3 Extension of the $K_{t}$ approach to design of two-winding transformers. It is desired to design a transformer having a turns ratio of 1 in. The transformer stores negligible energy, no air gap is required, and the ratio of the winding currents $i_{2}(r) i_{1}(t)$ is essentially equal to the turus ratio $n$. The applied primary wolt-seconds $\lambda_{1}$ are defincd for a typical PWM voltage waveform $v_{1}(t)$ in Fig. 13.45(b); these velt-seconds should cause the maximum flux density to be equal to a specified value $B_{m a x}=\Delta B$. You may assume that the flux density $B(t)$ contains no de bias, as in Fig. 13.46. You should allocate laalf of the core window area to each winding. The total copper loss $P_{\text {tr }}$ is also specified. You may neglect proximity losses.
(a) Derive a transformer design procedure, in which the following quantitics are specified: total copper loss $P_{c y^{\prime}}$, maximum fux density $B_{\text {mur }}$, fill [actor $K_{u^{*}}$ wire resistivity $\rho$, rms primary current $I_{\mid}$, applied primary volt-seconds $\lambda_{1}$, and turns ratio $1: n$. You procedure should yield the following data: required core geometrical constant $K_{R}$, primary and secondary turns $n_{1}$ and $n_{2}$, and primary and secondary wire areas $A_{w 1}$ and $A_{w 2}$.
(b) The voltage wavelorm applied to the transformer primary winding of the Cuk converter [Fig. $6.41(c)]$ is equal to the converter input voltage $V_{g}$ while the transistor conducts, and is equal to $-V_{s} D(1-D)$ while the diode conducts. This converter operates with a swiching frequency of 100 kHz , and a transistor duty cycle $D$ equal to 0.4 . The de input voltage is $V_{g}=120 \mathrm{~V}$, the de oulpul woltage is $V=24 \mathrm{~V}$, and the load power is 200 W . You may assume a fill factor of $K_{u}=0.3$. Use your procedure of part (a) to design a transfonmer lor this application, in which $B_{\text {max }}=0.15 \mathrm{~T}$, and $P_{c u}=0.25 \mathrm{~W}$ at $100^{\circ} \mathrm{C}$. Use a ferrite PQ core. Specify: core size, primary and secondary turns, and wire gauges.
14.4 Coupled inductor design. The two-output forward converter of Fig. 13.47(a) employs secondary-side coupled inductors. An air gap is employed

Desigan a coupled inductor for the following application: $V_{1}=5 \mathrm{~V}, V_{2}=15 \mathrm{~V}, I_{1}=20 \mathrm{~A}, I_{2}=4 \mathrm{~A}$, $D=0.4$. The magnetizing inductance should be equal to $8 \mu \mathrm{H}$. referred to the 5 V winding. You may assume a till factor $K_{\text {r }}$ of 0.5 . Allow a total of 1 W of copper hoss at $100^{\circ} \mathrm{C}$, and use a peak fux density of
$B_{\text {max }}=0.2$ T. Use a ferrite EE core. Specify: core size, air gap length, number of torns and wire gauge for each winding
14.5 Flyback transfomer design. A flyback converter operates with a 160 Vde input, and produces a 28 Vde output. The maximum load current is 2 A . The transfomer turns catio is $8: 1$. The switching frequency is 100 kHz . The converter should be designed to operate in the discontinuous conduction mode at all load currents. The total copper loss should be less than 0.75 W .
(a) Choose the value of transformer magnetizing inductance $L_{M}$ such that at maximum load curtent, $D_{3}=0.1$ (the duty cycle of subinterval 3 , in which all semicenductors are off). Please indicate whether your value of $L_{M}$ is referred to the primary or secondary winding. What is the peak transistor current? The peak diode curtent?
(b) Design a flyback transformer for this application. Use a ferrite pot core with $B_{\text {maxr }}=0.25 \mathrm{Tesla}$, and with fill factor $K_{u}=0.4$. Specify: core size, primary and secondary turns and wire sizes, and air gap length.
(c) For your design of part (b), compute the copper losses in the primary and secondary windings You may neglect proximity loss.
(d) For your design of pant (b), compute the core loss. Loss data for the core material is given by Fig. 13.20. Is the core loss less than the copper loss computed in Parl (c)?

## 15

## Transformer Design

In the design methods of the previous chapter, copper loss $P_{c+4}$ and maximum flux density $B_{\text {max }}$ are specified, while core loss $P_{f e}$ is not specifically addressed. This approach is appropriate for a number of applications, such as the filter inductor in which the dominant design constraints ate copper loss and saturation flux density. However, in a substantial class of applications, the operating flux density is limited by core loss rather than saturation. For example, in a conventional high-frequency transformer, it is usually necessary to limit the core loss by operating at a reduced value of the peak ac fux density $\Delta B$.

This chapter covers the general transformer design problem. It is desired to design a $k$-winding transformer as idlustrated in Fig. 15.1. Both copper loss $P_{\text {cs }}$ and core loss $P_{f e}$ are modeled. As the operating flux density is increased (by decreasing the number of turns), the copper loss is decreased but the core loss is increased. We will determine the operating flux density that minimizes the total power loss $P_{\text {tot }}=P_{f e}+P_{c a}$.

It is possible to generalize the core geometrical constant $K_{g}$ design method, derived in the previous chapter, to treat the design of magnetic devices when both copper loss and core loss are significant. This leads to the geometrical constant $K_{\text {git }}$, a measure of the effective magnetic size of core in a transformer design application. Several cxamples of transformer designs via the $K_{\text {zie }}$ merhod are given in this chapter. A similar procedure is also derived, for design of single-winding inductors in which core loss is significant.

### 15.1 TRANSFORMER DESIGN: BASIC CONSTRAINTS

As in the case of the filter inductor design, we can write several basic constraining equations. These equations can then be combined into a single equation for selection of the core size. In the case of transformer design, the basic constraints describe the core loss, flux density, copper loss, and total power loss


Fig. 15.1 A $k$-winding trans[omer, in which both core loss and copper loss are significant.
vs. flux density. The flux density is then chosen to optimize the total power loss.

### 15.1.1 Core Loss

As described in Chapter 13, the total core loss $P_{f e}$ depends on the peak ac flux density $\Delta B$, the operating frequency $f$, and the volume of the core. At a given frequency, we can approximate the core loss by a function of the form

$$
\begin{equation*}
P_{r \varepsilon}=K_{f t}(\Delta B)^{\beta_{i}} A_{s} \ell_{m} \tag{15.1}
\end{equation*}
$$

Again, $A_{c}$ is the core cross-scctional area, $\ell_{m}$ is the core mean magnetic path length, and hence $A_{c} \ell_{m}$ is the volume of the core. $K_{f k}$ is a constant of proportionality which depends on the operating frequency. The exponent $\beta$ is determined from the core manufacturer's published data. Typically, the value of $\beta$ for ferrite power materials is approximately 2.6 ; for other core materials, this exponent lies in the range 2 to 3 . Equation (15.1) generally assumes that the applied waveforms are sinusoidal; effects of waveform harmonic content are ignored here.

### 15.1.2 Flux Density

An arbitraty periodic primary voltage waveform $v_{1}(x)$ is illustrated in Fig. 15.2. The volt-seconds applied during the positive portion of the waveform is denoted $\lambda_{1}$ :

$$
\begin{equation*}
\lambda_{1}=\int_{r_{1}}^{t_{2}} v_{1}(t) d t \tag{15.2}
\end{equation*}
$$

These volt-seconds, on flux-linkages, cause the flux density to change from its negative peak to its positive peak value. Hence, from Faraday's law, the peak value of the ac component of the flux density is


Fig. 15.2 An arbitrary transformer primary voltage waveforms, illustrating the volt-seconds applied during the positive portion of the cycle.

$$
\begin{equation*}
\Delta B=\frac{\lambda_{1}}{2 n_{1} A_{\tau}} \tag{15.3}
\end{equation*}
$$

Note that, for a given applied voltage waveform and $\lambda_{1}$, we can reduce $\Delta B$ by increasing the primary turns $n_{1}$. This has the effect of decreasing the core loss according to Eq. (15.1). However, it also causes the copper loss to increase, since the new windings will be comprised of more turns of smaller wire. As a result, there is an optimal choice for $\Delta B$, in which the total loss is minimized. In the next sections, we will determine the optimal $\Delta B$. Hawing done so, we can then use Eq. (15.3) to determine the primary tums $n_{1}$, as follows:

$$
\begin{equation*}
n_{1}=\frac{\lambda_{1}}{2 \Delta \bar{B} A_{c}} \tag{15.4}
\end{equation*}
$$

It should also be noted that, in some converter topologies such as the forward converter with conventional reset winding, the flux density $B(t)$ and the magnetizing current $i_{M}(t)$ are not allowed to be negative. In consequence, the instantaneous flux density $B(t)$ contains a de bias. Provided that the core does not approach saturation, this de bias does not significantly affect the core loss: core loss is determined by the ac component of $B(t)$. Equations (15.2) to (15.4) continue to apply to this case, since $\Delta B$ is the peak value of the ac component of $B(t)$.

### 15.1.3 Copper Loss

As shown in Section 14.3.1, the total copper loss is minimized when the core window area $W_{A}$ is allocated to the various windings according to their relative apparent powers. The total copper loss is then given by Eq. (14.34). This equation can be expressed in the form

$$
\begin{equation*}
P_{\mathrm{cH}}=\frac{\rho(M L T) n_{1}^{2} I_{\mathrm{det}}^{2}}{W_{A} K_{\mathrm{H}}} \tag{15.5}
\end{equation*}
$$

where

$$
\begin{equation*}
I_{t e r}=\sum_{j=1}^{k} \frac{n_{j}}{n_{1}} I_{j} \tag{15.6}
\end{equation*}
$$

is the sum of the rms winding currents, referred to winding 1 . Use of Eq . (15.4) to eliminate $n_{1}$ from Eq . $(15.5)$ leads to

$$
\begin{equation*}
P_{t u}=\left(\frac{\rho \lambda_{j}^{2} I_{t o t}^{2}}{4 K_{a}}\right)\left(\frac{(M L T)}{W_{a} A_{c}^{2}}\right)\left(\frac{1}{\Delta B}\right)^{2} \tag{15.7}
\end{equation*}
$$

The right-hand side of Eq. (15.7) is grouped into three terms. The first group contains specifications, while the second group is a function of the core geometry. The last term is a function of $\Delta B$, to be chosen to optimize the design. It can be seen that copper loss varies as the inverse square of $\Delta B$; increasing $\Delta B$ reduces $P_{c u}$.

The increased copper loss due to the proximity effect is not explicitly accounted for in this design procedure. In practice, the proximity loss must be estimated after the core and winding geometries are known. However, the increased ac resistance due to proximity loss can be accounted for in the design procedure. The effective value of the wire resistivity $\rho$ is increased by a factor equal to the estimated ratio $R_{i c c} / R_{d e}$. When the core geometry is known, the engineer can attempt to implement the windings such that the estimated $R_{a c} / R_{d c}$ is obtained. Several design iterations may be needed.

### 15.1.4 Total power loss vs. $\Delta B$

The total power loss $P_{\text {wi }}$ is found by adding Eqs. (15.1) and (15.7):

$$
\begin{equation*}
P_{m}=P_{j e}+P_{c u} \tag{15.8}
\end{equation*}
$$

The dependence of $P_{f f}, P_{c B}$, and $P_{i o t}$ on $\Delta B$ is sketched in Fig. 15.3.


Fig. 15.3 Dependence of copper loss, core loss, and total loss on peak ac flux density.

### 15.1.5 Optimum Flux Density

Let us now choose the value of $\Delta B$ that minimizes Eq. (15.8). At the optimum $\Delta B$, we can write

$$
\begin{equation*}
\frac{d P_{r e s}}{d(\Delta B)}=\frac{d P_{f e}}{d(\Delta B)}+\frac{d P_{e u}}{d(\Delta B)}=0 \tag{15.9}
\end{equation*}
$$

Note that the optimum does not necessarily occur where $P_{f e}=P_{C H}$. Rather, it occurs where

$$
\begin{equation*}
\frac{d P_{j}}{d(\Delta B)}=-\frac{d P_{c u}}{d(\Delta B)} \tag{15.10}
\end{equation*}
$$

The derivatives of the core and copper losses with respect to $\Delta B$ are given by

$$
\begin{gather*}
\frac{d P_{f e}}{d(\Delta B)}=\beta K_{l e}(\Delta B)^{\prime(\beta-l)_{i} t_{m}}  \tag{15,11}\\
\left.\frac{d P_{c u}}{d(\Delta B)}=-2\left(\frac{\rho \lambda_{j}^{2} l^{2}}{4 K_{\mathrm{u}}}\right) \right\rvert\,\left(\frac{(M L T)}{W_{A} A_{c}^{2}}\right)(\Delta B)^{-3} \tag{15.12}
\end{gather*}
$$

Substitution of Eqs. (15.11) and (15.12) into Eq. (15.10), and solution for $\Delta B$, leads to the optimum flox density

$$
\begin{equation*}
\Delta B=\left[\frac{\rho \hat{k}_{1}^{2} I_{m}^{2}}{2 K_{u}} \frac{(M L T)}{W_{N} A_{c}^{l} \ell_{w}} \frac{1}{\beta R_{j e}^{k}}\right]^{\left[\frac{1}{(\beta+2}\right]} \tag{15.13}
\end{equation*}
$$

The resulting total power loss is found by substitution of Eq. (15.13) into (15.1), (15.8), and (15.9). Simplification of the resulting expression leads to

This expression can be regrouped, as follows:

$$
\begin{equation*}
\left.\frac{W_{A}\left(A_{c}\right)^{[2 \beta(\beta-1 y \beta)}}{(M L T) L_{m}^{(2 \beta)}}\left[\left(\frac{\beta}{2}\right)^{\left(\frac{\beta}{\beta+2}\right)}+\left(\frac{\beta}{2}\right)^{\left(\frac{2}{\beta}+2\right.}\right)\right]^{-\left(\frac{\beta+2}{\beta}\right)}=\frac{\rho \lambda_{i}^{2} I_{t+r}^{2} K_{f i}^{(2 \beta)}}{\left.4 K_{\mathrm{t}}\left(P_{w t}\right)\right)^{([\beta+2 \gamma \beta]}} \tag{15.15}
\end{equation*}
$$

The terms on the left side of Eq. (15.15) depend on the core geometry, while the terms on the tight side depend on specincations regarding the application ( $\rho, I_{\text {tor }}, \lambda_{1}, K_{u}, P_{t a s}$ ) and the desired core material $\left(K_{f e}, \beta\right)$. The left side of Eq. (15.15) can be defined as the core geometrical constant $K_{k ; e}$ :

$$
\begin{equation*}
K_{g f e}=\frac{W_{A}\left(A_{c}\right)^{(2(\beta-1 / \beta)}}{(M L T) t_{m=1}^{[2 \beta]}}\left[\left(\frac{\beta}{2}\right)^{-\left(\frac{\beta}{\beta+2}\right)}+\left(\frac{\beta}{2}\right)^{\left(\frac{2}{2}+2\right)}\right]^{-\left(\frac{\beta+2}{\beta}\right)} \tag{15.16}
\end{equation*}
$$

Hence, to design a transformer, the right side of $\mathrm{Eq} .(15.15)$ is evaluated. A core is selected whose $K_{g \text { ge }}$ exceeds this value:

$$
\begin{equation*}
K_{z i e} \geq \frac{\rho \lambda_{i}^{2} I_{T u r}^{2} K_{j e}^{(\nu p)}}{4 K_{\mu e}\left\{P_{t o t}\right)^{(i p+2 h(\beta)}} \tag{15.17}
\end{equation*}
$$

The quantity $K_{g f t}$ is similar to the gcometrical constant $K_{g}$ used in the previous chapter to design magnetics when core loss is negligible. $K_{\text {pfe }}$ is a measure of the magnetic size of a core, for applications in which core loss is significant. Unfortunately, $K_{\text {pefe }}$ depends on $\beta$, and hence the choice of core material affects the value of $K_{\text {gfe }}$. However, the $\beta$ of most hgh-frequency ferrite materials lies in the narrow range 2.6 to 2.8 , and $K_{g f e}$ varies by no more than $\pm 5 \%$ over this range. Appendix D lists the values of $K_{\text {pfe }}$ for various standard fenite cores, for the value $\beta=2.7$.

Once a core has been selected, then the values of $A_{c}, W_{A}, t_{m}$, and $M L T$ are known. The peak ac flux density $\Delta B$ can then be evaluated using Eq. ( 15.13 ), and the primary turns $n_{l}$ can be found using Eq. (15.4). The number of turns for the remaining windings can be computed using the desied turns ratios. The various window area allocations are found using Eq. (14.35). The wire sizes for the various windings can then be computed as discussed in the previous chapter,

$$
\begin{equation*}
A_{w_{w} j}=\frac{K_{t} W_{s} \alpha_{j}}{n_{j}} \tag{15.18}
\end{equation*}
$$

where $A_{w_{j}}$ is the wire area for winding $j$.

### 15.2 A STEP-BY-STEP TRANSFORMER DESIGN PROCEDURE

The procedure developed in the previous sections is summarized below. As in the filter inductor design procedure of the previous chapter, this simple Lransformer design procedure should be regarded as a firstpass approach. Numerous issucs have been neglected, including detailed insulation requirements, conductor eddy current losses, temperature rise, roundoff of number of turns, etc.

The following quantities are specified, using the units noted:

| Wire effective resistivity | $\rho$ | ( $\Omega$-cm) |
| :---: | :---: | :---: |
| Total mos winding cuments, referred to primary | $I_{t a}=\sum_{j=1}^{k} \frac{n_{j}}{n_{i}} I_{j}$ | (A) |
| Desired turns ratios | $n_{2} / n_{1}, n_{3} / h_{1}$, ete. |  |
| Applied primary volt-seconds | $\lambda_{1}=\int_{\substack{\text { pusidive } \\ \text { purten } \\ \text { ofcyte }}} v_{1}(t) d t$ | (V-sec) |


| Allowed total power dissipation | $P_{u r}$ | (W) |
| :--- | :--- | :--- |
| Winding fill factor | $K_{r}$ |  |
| Core loss exponent | $\beta$ |  |
| Core loss coefficient | $K_{f e}$ | $\left(\right.$ W/em $\left.^{3} \mathrm{~T}^{\beta}\right)$ |

The core dimensions are expressed in cm:

| Core cross-sectional area | $A_{8:}$ | $\left(\mathrm{cm}^{2}\right)$ |
| :--- | :--- | :--- |
| Core window area | $W_{A}$ | $\left(\mathrm{~cm}^{2}\right)$ |
| Mean length per turn | $M L T$ | $(\mathrm{~cm})$ |
| Magnetic path length | $\ell_{w}$ | $(\mathrm{~cm})$ |
| Peak ac flux density | $\Delta B$ | $(T e s l a)$ |
| Wirc areas | $A_{w 1}, A_{w 2}, \ldots$ | $\left(\mathrm{~cm}^{2}\right)$ |

The use of centimeters rather than meters requires that appropriate factors be added to the design equations.

### 15.2.1 Procedure

1. Detcrmine core size.

Choose a core that is large enough to satisfy this inequality. If necessary, it may be possible to use a smaller core by choosing a core material having lower loss, i.e., smaller $K_{\text {fe }}$.
2. Evalucte peak ac fux density.

Check whether $\Delta B$ is greater that the core material saturation flux density. If the core operates with a flux dc bias, then the dc bias plus $\Delta B$ should not exceed the saturation flux density. Proceed to the next step if adequate margins exist to prevent saturation. Otherwise, (1) repeat the procedure $\downarrow$ sing a core material having greater core loss, or (2) use the $K_{g}$ design method, in which the maximum flux density is specified.
3. Evaluate prinary turns.

$$
\begin{equation*}
n_{1}=\frac{\lambda_{1}}{2 \Delta B A_{c}} 10^{4} \tag{15.21}
\end{equation*}
$$

4. Choose numbers of turns for other windings

According to the desired turns ratios:

$$
\begin{align*}
& n_{2}=n_{1}\left(\frac{n_{2}}{n_{1}}\right) \\
& n_{3}=n_{1}\left(\frac{n_{3}}{n_{1}}\right) \tag{15.22}
\end{align*}
$$

5. Evaluate fraction of window area allocated to each winding.

$$
\begin{gather*}
\alpha_{1}=\frac{n_{1} I_{1}}{n_{1} I_{t e r}} \\
\alpha_{2}=\frac{n_{2} I_{2}}{n_{1} I_{t o r}}  \tag{15.23}\\
\vdots \\
\alpha_{k}=\frac{n_{k} I_{k}}{n_{1} I_{t o r}}
\end{gather*}
$$

6. Evaluate wire sizes.

$$
\begin{align*}
& A_{w 1} \leq \frac{\alpha_{1} K_{4} W_{A}}{n_{1}} \\
& A_{w 2} \leq \frac{\alpha_{2} K_{*} W_{A}}{n_{2}} \tag{15,24}
\end{align*}
$$

Choose wire gauges to satisfy these criteria
A winding geometry can now be determined, and copper losses due to the proximity effect can be evaluated. If these losses are significant, it may be desirable to further optimize the design by reiterating the above steps, accounting for proximity losses by increasing the effective wire resistivity to the value $\rho_{e f f}=\rho_{c u} P_{c u} / P_{t c}$, where $P_{c t}$ is the actual copper loss including proximity eftects, and $P_{d t}$ is the copper loss obtained when the proximity effect is negligible.

If desired, the power losses and transformer model parameters can now be checked. For the simple model of Fig. 15.4, the following parameters are estimated:

Magnetizing inductance, reterred to winding 1:

$$
L_{M}=\frac{\mu n_{1}^{2} A_{\varepsilon}}{l_{m}}
$$

Peak ac magnetizing current, referred to winding 1:

$$
i_{M, p k}=\frac{\lambda_{1}}{2 L_{m}}
$$



Fig. 15.4 Computed elements of simple transformer nodel.

Winding resistances:

$$
\begin{gathered}
R_{1}=\frac{\rho n_{1}(M L T)}{A_{w 1}} \\
R_{2}=\frac{\rho n_{2}(M L T)}{A_{122}} \\
\vdots
\end{gathered}
$$

The core loss, copper loss, and total power loss can be determined using Eqs. (15.1). (15.7), and (15.8), respectively.

### 15.3 EXAMPLES

### 15.3.1 Example 1: Single-Output Isolated Cuk Converter

As an example, let us consider the design of a simple two-winding transformer for the Cuk converter of Fig. 15.5. This transformer is to be optimized at the operating point shown, conesponding to $D=0.5$. The steady-state converter solution is $V_{c 1}=V_{g}, V_{c 2}=V$. The desired transformer tums ratio is


Fig. 15.5 Isolated Cuk conventer example.

Fig. 15.6 Wawcforms, Cuk converter transformer design example.

$n=n_{1} / n_{2}=5$. The switching frequency is $f_{s}=200 \mathrm{kHz}$, corresponding to $T_{s}=5 \mu \mathrm{~s}$. A ferrite pot core consisting of Magnetics, Inc. P-material is to be used; at 200 kHz , this material is described by the following parameters: $K_{f e}=24.7 \mathrm{~W} / T^{\beta} \mathrm{cm}^{3}, \beta=2.6$. A fill factor of $K_{s,}=0.5$ is assumed. Total power loss of $P_{t a r}=0.25 \mathrm{~W}$ is allowed. Copper wire, having a resistivity of $\rho=1.724 \cdot 10^{-6} \Omega-\mathrm{cm}$, is to be used.

Transformer waveforms are illustrated in Fig. 15.6. The applied primary volt-seconds are

$$
\begin{align*}
\lambda_{1} & =D T_{i} V_{c l}=(0.5)(5 \mu \mathrm{sec})(25 \mathrm{~V})  \tag{15.25}\\
& =62.5 \mathrm{~V}-\mu \mathrm{sec}
\end{align*}
$$

The primary rms current is

$$
\begin{equation*}
I_{1}=\sqrt{D\left(\frac{l}{n}\right)^{2}+D\left(I_{s}\right)^{2}}=4 \mathrm{~A} \tag{15.26}
\end{equation*}
$$

It is assumed that the rms magnetizing current is much smaller than the rms winding currents. Since the transformer contains only two windings, the secondary rms current is equal to

$$
\begin{equation*}
I_{2}=n I_{1}=20 \mathrm{~A} \tag{15.27}
\end{equation*}
$$

The total rms winding current, refered to the primary, is

$$
\begin{equation*}
l_{m}=l_{1}+\frac{1}{n} I_{2}=8 \mathrm{~A} \tag{15.28}
\end{equation*}
$$

The core size is evaluated using Eq. (15.19):

$$
\begin{align*}
K_{g j t} & \geq \frac{\left(1.724 \cdot 10^{-5}\right)\left(62.5 \cdot 10^{-6}\right)^{2}(8)^{2}(24.7)^{[2 / 2.6)}}{4(0.5)(0.25)^{(4.62)} 10^{8}}  \tag{15.29}\\
& =0.00295
\end{align*}
$$

The pot core data of Appendix D lists the 2213 pot core with $K_{\text {gfte }}=0.0049$ for $\beta=2.7$. Evaluation of Eq. (15.16) shows that $K_{\text {dfe }}=0.0047$ for this core, when $\beta=2.6$. In any event, 2213 is the smallest standard pot core size having $K_{\text {gfe }} \leq 0.00295$. The increased value of $K_{\text {gfe }}$ should lead to lower total power loss. The peak ac flux density is found by evaluation of Eq. (15.20), using the geometrical data for the 2213 pot core:

$$
\begin{align*}
\Delta B & =\left[10^{8} \frac{\left(1.724 \cdot 10^{-6} 9\left(62.5 \cdot 10^{-6}\right)^{2}(8)^{2}\right.}{2(0.5)} \frac{(4.42)}{(0.297)(0.635)^{3}(3.15)} \frac{1}{(2.6)(24.7)}\right.  \tag{15.30}\\
& =0.0858 \mathrm{Tessa}
\end{align*}
$$

This flux density is considerably less than the saturation flux density of approximately 0.35 Tesla. The primary turns arc determined by evaluation of Eq. (15.21):

$$
\begin{align*}
n_{1} & =10^{4} \frac{\left(62.5 \cdot 10^{-6}\right)}{2(0.0858)(0.635)}  \tag{15.31}\\
& =5.74 \text { turns }
\end{align*}
$$

The secondary turns are found by evaluation of Eq. (15.22). It is desired that the transformer have a $5: 1$ turns ratio, and hence

$$
\begin{equation*}
n_{2}=\frac{n_{1}}{n}=1.15 \text { turas } \tag{15.32}
\end{equation*}
$$

In praclice, we might select $n_{1}=5$ and $n_{2}=1$. This would lead to a slightly higher $\Delta B$ and slightly higher loss.

The fraction of the window area allocated to windings 1 and 2 are determined using Eq. (15.23):

$$
\begin{align*}
& \alpha_{1}=\frac{(4 \mathrm{~A})}{(8 \mathrm{~A})}=0.5  \tag{15.33}\\
& \alpha_{2}=\frac{\left(\frac{1}{5}\right)(20 \mathrm{~A})}{(8 \mathrm{~A})}=0.5
\end{align*}
$$

For this example, the window area is divided equally between the prituary and secondary windings, since the ratio of their rms curents is equal to the turns ratio. We can now evaluate the primary and secondary wire areas, via Eq. (15.24):

$$
\begin{align*}
& A_{\mathrm{w} i}=\frac{(0.5)(0.5)(0.297)}{(5)}=14.8 \cdot 10^{-3} \mathrm{~cm}^{2}  \tag{15.34}\\
& A_{\mathrm{w} 2}=\frac{(0.5)(0.5)(0.297)}{(1)}=74.2 \cdot 10^{-3} \mathrm{~cm}^{2}
\end{align*}
$$

The wire gauge is selected using the wite table of Appendix D. AWG \#16 has area $13.07 \cdot 10^{-3} \mathrm{~cm}^{2}$, and is suitable for the primary winding. AWG \#9 is suitable for the secondary winding, with area $66.3 \cdot 10^{-3} \mathrm{~cm}^{2}$. These are very large conductors, and one turn of AWG \#\% is not a practical solution! We can also expect significant proximity losses, and significant leakage inductance. In practice, interleaved foil windings might be used. Alternatively, Litz wire or several parallel strands of smaller wire could be employed.


Fig. 15.7 Variation of transformer size (bar chart) with swithing frequency, Ćuk converter example. Optimum peak ac flux density (data points) is also plotted.

It is a worthwhite exercise to repeat the above design at several different switching frequencies, to determine how transformer size varies with switching frequency. As the switching frequency is increased, the core loss coefficient $K_{f e}$ increases. Figure 15.7 illustrates the transformer pot core size, for various switching frequencies over the range 25 kHz to IMHz , for this Cuk converter example using $P$ material with $P_{t a r}<0.25 \mathrm{~W}$. Peak flux densities in Tesla are also ploted. For switching frequencies below 250 kHz , increasing the frequency causes the core size to decrease. This occurs because of the decreased applied volt-seconds $\lambda_{1}$. Over this range, the optimal $\Delta B$ is essentially independent of switching frequency; the $\Delta B$ variations shown occur owing to quantization of core sizes.

For switching frequencies greater than 250 kHz , increasing frequency causes greatly increased core loss. Maintaining $P_{t o l} \leq 0.25 \mathrm{~W}$ then requires that $\Delta B$ be reduced, and hence the core size is increased. The minimum transformer size for this example is apparently obtained at 250 kHz .

In practice, several matters complicate the dependence of transformer size on switching frequency. Figure 15.7 ignores the winding geometry and copper losses due to winding eddy currents. Greater power losses can be allowed in larger cores. Use of a different core material may allow higher or lower switching frequencies. The same core material, used in a different application with different specifications, may lead to a different optimal frequency. Nonetheless, examples have been reported in the literature $[1-4]$ in which ferrite transformer size is minimized at frequencies ranging from several hundred kilohertz to several megahertz. More detailed design optimizations can be performed using computer optimization programs [5,6].

### 15.3.2 Example 2: Multiple-Output Full-Bridge Buck Converter

As a second example, let us consider the design of transformer $T_{1}$ for the multiple-cutput full-bridge buck converter of Fig. 15.8. This converter has a 5 V and a 15 V output, with maximum loads as shown. The transformer is to be optimized at the full-ioad operating point shown, corresponding to $D=0.75$. Waveforms are illustrated in Fig. 15.9. The converter switching frequency is $f_{s}=150 \mathrm{kHz}$. In the fullbridge configuration, the transformer waveforms have fundamental frequency equal to one-balf of the switching frequency, so the effective transformer frequency is 75 kHz . Upon accounting for losses


Fig. 15.8 Multiple-output full-bridge isolated buck converter example.

Fig. 15.9 Transformer waveforms, full-bridge converter example.

caused by diode forward voltage drops, one finds that the desired transformer tums ratios $n_{1}: n_{2}: n_{3}$ are 110:5: 15. A ferrite EE consisting of Magnetics, Inc. P-material is to be used in this example; at 75 kHz , this material is described by the following parameters: $K_{f e}=7.6 \mathrm{~W} / \mathrm{T}^{\beta} \mathrm{cm}^{3}, \beta=2.6$. A fill factor of $K_{t r}=0.25$ is assumed in this isolated multiple-output application. Total power loss of $P_{t 0}=4 \mathrm{~W}$, or approximately $0.5 \%$ of the load power, is allowed. Copper wire, having a resistivity of $\rho=1.724 \cdot 10^{-6} \Omega-\mathrm{cm}$, is to be used.

The applied primary volt-seconds are

$$
\begin{equation*}
\lambda_{\mathrm{L}}=D T_{s} V_{g}=(0.75)(6.67 \mu \mathrm{sec})(160 \mathrm{~V})=800 \mathrm{~V}-\mu \mathrm{sec} \tag{15.35}
\end{equation*}
$$

The primary rms current is

$$
\begin{equation*}
I_{1}=\left(\frac{n_{2}}{n_{1}} I_{5 Y}+\frac{n_{5}}{n_{1}} I_{15 V}\right) \sqrt{D}=5.7 \mathrm{~A} \tag{15.36}
\end{equation*}
$$

The 5 V secondary windings carry m m current

$$
\begin{equation*}
I_{2}=\frac{1}{2} I_{5 v} \sqrt{1+D}=66.1 \mathrm{~A} \tag{15.37}
\end{equation*}
$$

The 15 V secondary windings carry ms current

$$
\begin{equation*}
I_{3}=\frac{1}{2} I_{15 v} \sqrt{1+D}=9.9 \mathrm{~A} \tag{15.38}
\end{equation*}
$$

The total rms winding curtent, referred to the primary, is

$$
\begin{align*}
I_{t \mid A} & =\sum_{\substack{\text { didstis: }}} \frac{n_{j}}{n_{1}} I_{j}=I_{1}+2 \frac{n_{2}}{n_{1}} I_{2}+2 \frac{n_{3}}{\bar{n}_{1}^{2}} I_{3}  \tag{15.39}\\
& =14.4 \mathrm{~A}
\end{align*}
$$

The core size is evaluated using $\mathrm{Eq},(15.19)$ :

$$
\begin{align*}
K_{\mathrm{g} f} & \geq \frac{\left(1.724 \cdot 10^{m 6}\right)\left(800 \cdot 10^{-6}\right)^{2}(14.4)^{2}(7.6)^{[22.6]}}{4(0.25)(4)^{(15 / 2.66)}} 10^{8}  \tag{15.40}\\
& =0.00937
\end{align*}
$$

The EE core data of Appendix D lists the EE40 core with $K_{\text {wfe }}=0.0118$ for $\beta=2.7$. Evaluation of Eq. (15.16) shows that $K_{p f e}=0.0108$ for this core, when $\beta=2.6$. In any event, EE40 is the smallest standard EE core size having $\tilde{K}_{\text {glu }} \leq 0.00937$. The peak ac flux density is found by evaluation of Eq. ( 15.20 ), using the geometrical data for the EE40 core:

$$
\left.\left.\begin{array}{rl}
\Delta B & =\left[10^{8} \frac{\left(1.724 \cdot 10^{-6}\right)\left(800 \cdot 10^{-6}\right)^{2}(14.4)^{2}}{2(0.25)} \frac{(8.5)}{(1.1)(1.27)^{3}(7.7)}(2.6)(7.6)\right.  \tag{15.41}\\
& =0.23 \text { Tesla }
\end{array}\right]^{\{(144.5]}\right)
$$

This Ilux density is less than the saturation flux density of approximately 0.35 Tesla. The primary turns are determimed by evaluation of $\mathrm{Eq} .(15.21)$ :

$$
\begin{align*}
\mu_{1} & =10^{4} \frac{\left(800 \cdot 10^{-6}\right)}{2(0.23)(1.27)}  \tag{15.42}\\
& =13.7 \text { turns }
\end{align*}
$$

The secondary turns are found by evaluation of $\mathrm{Eq},(15,22)$. lt is desired that the transformer have a 110:5: 15 tums ratio, and hence

$$
\begin{align*}
& n_{2}=\frac{5}{110} n_{1}=0.62 \text { tums }  \tag{15.43}\\
& n_{3}=\frac{15}{110} n_{1}=1.87 \text { tums } \tag{15.44}
\end{align*}
$$

In practice, we might select $n_{1}=22, n_{2}=1$, and $n_{3}=3$. This would lead to a reduced $\Delta B$ with reduced core loss and increased copper loss. Since the resulting $\Delta B$ is suboptimal, the total power loss will be increased. According to Eq. (15.3), the peak ac flux density for the EE40 core will be

$$
\begin{equation*}
\Delta B=\frac{\left(800-10^{-6}\right)}{2(22)(1.27)} 10^{4}=0.143 \mathrm{Tesla} \tag{15.45}
\end{equation*}
$$

The resulting core and copper loss can be computed using Eqs. (15.1) and (15.7):

$$
\begin{equation*}
P_{k}=(7.6)(0.143)^{26}(1.27)(7.7)=0.47 \mathrm{~W} \tag{15.46}
\end{equation*}
$$

$$
\begin{align*}
P_{c: 1} & =\frac{\left(1.724 \cdot 10^{-6}\right)\left(800-10^{-6}\right)^{2}(14.4)^{2}}{4(0.25)} \frac{(8.5)}{(1.1)(1.27)^{2}} \frac{1}{(0.143)^{2}} 10^{3}  \tag{15.47}\\
& =5.4 \mathrm{~W}
\end{align*}
$$

Hence, the total power loss would be

$$
\begin{equation*}
P_{p m}=P_{p e}+P_{g u}=5.9 \mathrm{~W} \tag{15.48}
\end{equation*}
$$

Since this is $50 \%$ greater than the design goal of 4 W , it is necessary to increase the core size. The next larger EE core is the EE50 core, hawing $K_{y f e}$ of 0.0284 . The optimum ac flux density for this core, given by Eq. ( 15.3 ), is $\Delta B=0.14 \mathrm{~T}$; operation at this flux density would require $n_{1}=12$ and would lead to a total power loss of 2.3 W . With $n_{1}=22$, calculations similar to Eqs. ( 15.45 ) to ( 15.48 ) lead to a peak flux density of $\Delta B=0.08 \mathrm{~T}$. The resulting power losses would then be $P_{f=}=0.23 \mathrm{~W}, P_{\text {cu }}=3.89 \mathrm{~W}$, $P_{t m i}=4.12 \mathrm{~W}$.

With the EE50 core and $n_{1}=22$, the fraction of the available window area allocated to the primary winding is given by Eq. (15.23) as

$$
\begin{equation*}
\alpha_{1}=\frac{I_{1}}{I_{\text {ret }}}=\frac{5.7}{1.4 .4}=0.396 \tag{15.49}
\end{equation*}
$$

The fraction of the available window area allocated to each half of the 5 V secondary winding should be

$$
\begin{equation*}
\alpha_{2}=\frac{n_{2} I_{2}}{n_{1} I_{m}}=\frac{5}{110} \frac{66.1}{14.4}=0.209 \tag{15.50}
\end{equation*}
$$

The fraction of the available window area allocated to each hall of the 15 V secondary winding should be

$$
\begin{equation*}
\alpha_{3}=\frac{n_{3} I_{3}}{n_{1} I_{b t t}}=\frac{15}{110} \frac{9.9}{144}=0.094 \tag{15.51}
\end{equation*}
$$

The primary wire area $A_{w 1}, 5 \mathrm{~V}$ secondary wire area $A_{w_{2}}$, and 15 V secondary wire area $A_{w 3}$ are then given
by Eq (15.24) as

$$
\begin{align*}
& A_{w 1}=\frac{a_{1} K_{n} W_{\alpha}}{n_{j}}=\frac{(0.396)(0.25)(1.78)}{(22)}=8.0 \cdot 10^{-3} \mathrm{~cm}^{2} \\
& \Rightarrow A W G \# 19 \\
& A_{w 2}=\frac{o_{2} K_{n} W_{4}}{n_{2}}=\frac{(0.209)(0.25)(1.78)}{(1)}=93.0 \cdot 10^{-3} \mathrm{~cm}^{2}  \tag{15.52}\\
& \Rightarrow A W G \text { \# } \\
& A_{w 3}=\frac{\alpha_{3} K_{\mu} W_{A}}{n_{3}}=\frac{(0.094)(0.25)(1.78)}{(3)}=13.9 \cdot 10^{-3} \mathrm{~cm}^{2} \\
& \Rightarrow \mathrm{AWG} \# 16
\end{align*}
$$

It may be preferable to wind the 15 V outputs using two \#19 wites in parallel; this would lead to the sarme area $A_{w 3}$ but would be easier to wind. The 5 V windings could be wound using many turns of smaller paralleled wires, but it would probably be easier to use a flat copper foil winding. If insulation requirements allow, proximity losses could be minimized by interleaving several thin layers of foil with the primary winding.

### 15.4 AC INDUCTOR DESIGN

The transformer design procedure of the previous sections can be adapted to hande the design of other magnetic devices in which both core loss and copper loss are significant. A procedure is outlined here for design of single-winding inductors whose waveforms contain significant high-frequency ac components (Fig. 15.10). An optimal value of $\Delta B$ is found, which leads to minimum total core-plus-copper loss. The major difference is that we must design to obtain a given inductance, using a core with an air gap. The constraints and a step-by-step procedure are briefly outlined below.

### 15.4.1 Outline of Derivation

As in the filter inductor design procedure of the previous chapter, the desired inductance $L$ must be obtained, given by

$$
\begin{equation*}
L=\frac{\mu_{0} A_{c^{\prime}} n^{2}}{\epsilon_{g}} \tag{15.53}
\end{equation*}
$$

The applied voltage waveform and the peak ac component of the fux density $\Delta B$ are related according to

$$
\begin{equation*}
\Delta B=\frac{\lambda}{2 n A_{c}} \tag{15,54}
\end{equation*}
$$

The copper loss is given by

$$
\begin{equation*}
P_{c a}=\frac{\rho n^{2}(M L T)}{K_{u} W_{A}} I^{2} \tag{1555}
\end{equation*}
$$

where $I$ is the rms value of $i(t)$. The core loss $P_{f t}$ is given by Eq . (15.1).


Fig. 15.10 Ac inductor, in which copper loss and core loss are significant: (a) detinition of terminal quantities, (b) core geometry, (c) arbitary terminal waveforms.

The value of $\Delta B$ that minimizes the total power loss $P_{t o t}=P_{c u}+P_{f e}$ is found in a manner similar to the transformer design derivation. Equation (15.54) is used to eliminate $n$ from the expression for $P_{\text {er }}$. The optimal $\Delta B$ is then computed by setting the derivative of $P_{\text {to }}$ to zero. The result is

$$
\begin{equation*}
\Delta B=\left|\frac{\rho \lambda^{2} l^{2}}{2 K_{u}} \frac{(M L T)}{W_{A} A_{¢}^{3} \varepsilon_{u q}} \frac{1}{\beta K_{f e}}\right|^{\left\lfloor\frac{1}{\beta+2}\right\rceil} \tag{15.56}
\end{equation*}
$$

which is essentially the same as Eq. (15.13). The total power loss $P_{\text {rot }}$ is evaluated at this value of $\Delta B$, and the resulting expression is manipulated to find $K_{\mathrm{gf}}$. The result is
where $K_{\text {gfe }}$ is defined as in E4. (15.16). A core that satisfies this inequality is selected.

### 15.4.2 Step-by-step AC Inductor Design Procedure

The units of Section 15.2 are employed here.

1. Determine core size.

Choose a core that is large enough to satisfy this inequality. If necessary, it may be possible to use a smaller core by choosing a core material having lower loss, that is, smaller $K_{f e}$.
2. Evaluate peak ac flux density:

$$
\begin{equation*}
\Delta B=\left|10^{8} \frac{\hat{\lambda}^{2} I^{2}}{2 K_{\mathrm{n}}} \frac{(M L T)}{W_{A} A_{c}^{3} \ell_{m}} \frac{1}{\beta K_{f e}}\right|^{\left(\frac{1}{(\beta+2}\right)} \tag{15.59}
\end{equation*}
$$

3. Number of turns.

$$
\begin{equation*}
n=\frac{\lambda}{2 \Delta B A_{c}} 10^{4} \tag{15.60}
\end{equation*}
$$

4. Air gap length.

$$
\begin{equation*}
c_{\mathrm{s}}=\frac{\mu_{0} A_{L} n^{2}}{L} 10^{-4} \tag{15.61}
\end{equation*}
$$

with $A_{c}$ specified in $\mathrm{cm}^{2}$ and $\boldsymbol{t}_{g}$ expressed in meters. Alternatively, the air gap can be indirechly expressed via $A_{L}$ ( $\mathrm{mH} / 1000 \mathrm{turns}$ ):

$$
\begin{equation*}
A_{L}=\frac{L}{n^{2}} 10^{9} \tag{15.62}
\end{equation*}
$$

## 5. Check for saturation.

If the inductor current contains a de component $I_{d 6}$, then the maximum total flux density $B_{\text {rux }}$ is greater than the peak ac flux density $\Delta B$. The maximum total flux density, in Tesla, is given by

$$
\begin{equation*}
B_{\max }=\Delta S+\frac{L J_{\mathrm{de}}}{i A_{c}} 10^{\mathrm{d}} \tag{1563}
\end{equation*}
$$

If $B_{\text {max }}$ is close to or greater than the saturation flux density $B_{\text {sut }}$, then the core may saturate. The filter inductor design procedure of the prewious chapter should then be used, to operate at a lower flux density.
6. Evaluate wire size.

$$
\begin{equation*}
A_{W} \leq \frac{K_{\mathrm{H}} \mathrm{H}_{\mathrm{A}}}{n} \tag{15.64}
\end{equation*}
$$

A winding geometry can now be determined, and copper losses due to the proximity cffect can be evaluated. If these losses are significant, it may be desirable to further optimize the design by reiterating the above steps, accounting for proximity losses by increasing the effective wire tesistivity to the value $\rho_{e f f}=\rho_{c u} P_{c \mathrm{c}} / P_{d c}$, where $P_{c u}$ is the actual copper loss including proximity effects, and $P_{d i}$ is the copper loss predicted when the proximity cffect is ignored.
7. Check power loss.

$$
\begin{align*}
& P_{c t}=\frac{\rho n(M L T)}{A_{w}} I^{2} \\
& P_{f q}=K_{f e}(\Delta B)^{\beta} A_{\mathrm{r}} \epsilon_{w}  \tag{15.65}\\
& P_{t o t}=P_{c u}+P_{f t}
\end{align*}
$$

### 15.5 SUMMARY

1. In a multiple-winding transformer, the low-frequency copper losses are minimized when the available window area is allocated to the windings according to their apparent powers, or ampere-turns.
2. As peak ac flux density is increased, core loss increases while copper losses decrease. There is an optimum flux density that leads to minimum total power loss. Prowided that the core material is operated near its intended frequency, then the optimum flux density is less than the saturation flux density. Minimization of total loss then determines the choice of peak ac fux density.
3. The core geometrical constant $K_{\text {gfe }}$ is a measure of the magnetic size of a core, for applications in which core loss is significant. In the $K_{\text {gie }}$ design method, the peak Hux density is optimized to yield minimum total loss, as opposed to the $K_{g}$ design method where peak flux density is a given specification.

## References

$[11$ W. J. Gu and R. Lut, "A Study of Volume and Weight vs. Erequency for High-Frequency Transformers," IEEE Power Electrotics Specialists Conference, 1993 Record, pp. 1123-1129.
[2] K. D. T. Ngo, R. P. Alley, A. J. Ylerman, R. J. Charles, and M. H. Kug, "Evaluation of Trade-Offs in Transformer Design for Very-Low-Voltage Power Supply with Very High Efficiency and Power Density,* JEEE Applied Power Electronics Conference, 1990 Record, pp. 344-353.
[3] A. F. Goldberg and M. F. Schlecht, "The Relationship Between Size and Power Dissipation in a 110 MHz Transformer," IEEE Power Electronics Specialists Conference, 1989 Record, pp. 625-634.
[4] K. D. T. NGO and R. S. Lal, "Effect of Height on Power Density in High-Frequency Transformers," /EEE Power Electronics Specialists Conference, 1991 Record, pp $667-672$.
[5] R. B. Ridley and F. C. Lee. "Practical Nonfinear Design Optimization Tool for Power Converter Components," IEEE Power Electronicy Specialists Conference, 1987 Record, pp. 314-323.
[6] R. C. WONG, H. A. Owen, and T. G. Wolson, "Parametric Study of Minimum Converter Loss in an Energy-Storage Dc-to-Dc Converter." IEEE Power Blectronics Speciahists Conference, 1982 Record, pp-411-425.

## Pronlems

15.1 Forward converter inductor and transformer design. The objective of this problem set is to design the magnetics (two inductors and one transformer) of the two-transistor, two-output forward conventer shown in Fig. 15.11. The ferite core material to be used for all three devices has a saturation flux density of approximately 0.3 T at $120^{\circ} \mathrm{C}$. To provide a safety margin for your designs, you should use a maximum flux density $B_{m u x}$ that is no greater than $75 \%$ of this value. The core loss at 100 kHz is described by Eq. (15.1), with the parameter values $\beta=2.6$ and $K_{f e}=50 \mathrm{~W}^{3} \mathrm{~T}^{3} \mathrm{~cm}^{3}$. Calculate coprer loss at $100^{\circ} \mathrm{C}$.
Steady-siate converter analysis and design. You may assume $100 \%$ efficiency and ideal lossiess components for this section.
(a) Select the transformer tums ration so that the desired ontput voltages are obtained when the duty cycle is $D=0.4$.
(b) Specify values of $L_{1}$ and $L_{2}$ such that their current ripples $\Delta i_{1}$ and $\Delta i_{2}$ are $10 \%$ of their respective full-load current de conmonents $t_{1}$ and $S_{2}$.
(c) Determine the peak and rms currens in each inductor and transformer winding,

Inductor design. Allow copper loss of I $W$ in $L_{1}$ and 0.4 W in $L_{2}$. Assume a fill tactor of $K_{14}=0.5$. Use ferrite EE cores--tables of geometrical data for standard EE core sizes are given in Appendix D. Design the oupput filter inductors $L_{1}$ and $L_{2}$. For each inductor, specify:
(i) EE core size
(ii) Air gap length
(iii) Number of turns
(iv) AWG wire size

Tronsformer design. Allow a total power loss of 1 W. Assume a fill factor of $K_{u}=0.35$ (lower than for the filter inductors, to allow space for insulation between the windings). Use a ferrite EE core. You may neglect losses due to the skin and proximity effects, but you should include core and copper losses. Desigr the transformer, and specify the following:
(i) EE coresize
(ii) Turns $n_{1}, n_{2}$, and $n_{3}$


Fig. 15.11 Two-output forward converter of Problem 15.1.
(iii) AWG wite size for the three windings

Check your transformer design:
(iv) Compute the maximum flux density. Will the core saturate?
(i) Compute the core loss, the copper loss of each winding, and the total power loss
15.2 A single-transistor forward converter operates with an input voltage $V_{k}=160 \mathrm{~V}$, and supplies two outputs: 24 V at 2 A , and 15 V at 6 A . The duty cycle is $D=0.4$. The turns ratio between the primary winding and the reset winding is $1: 1$. The swirching frequency is 100 kHz . The core material loss equation parameters are $\beta=2.7, K_{\beta}=50$. You may assume a fill factor of 0.25 . Do not allow the core maximum flux density to exceed 0.3 T .

Design a transfomer for this application, having a lotal power loss no greater than 1.5 W at $100^{\circ} \mathrm{C}$. Neglect proximity losses. You may neglect the reset winding. Use a ferrite PQ core. Specify; core size peak ac llux density, wire sizes, and number of turns for each winding. Compute the core and copper losses for your design.
15.3 Flyback/SEPIC transfomer design. The "translormer" of the flyback and SEPIC converters is an energy storage device, which might be more accurately described as a multiple-winding inductor. The magnetizing inductance $L_{j}$, functions as an energy-transferring inductor of the converter, and therefore the "transformer" normally contains an air gap. The converter may be designed to operate in either the continuous or discontinuous conduction mode. Core lose may be significant. It is also important to ensure that the peak eurrent in the magnetizing inductance does thot cause saturation.
A fyback transformer is to be designed for the following two-output fyback converter application:

| Input: | 160 Vdc |
| :--- | :--- |
| Output 1: | 5 Vdc at 10 A |
| Output $2:$ | 15 Vdc at 1 A |
| Switching frequency: | $100 \mathrm{kH} \angle$ |
| Magnetizing inductance $L_{\mathrm{F}}:$ | 1.33 mH, referred to primary |
| lurns ratio: | $1605: 15$ |
| Transformer power loss: | Allow I W utal |

(a) Does the converter operate in CCM or DCM ? Relerred to the primary winding, how large are (i) the magnetizing curtent ripple $\Delta i$, (ii) the magnetizing curent de component $l$, and (iii) the peak magnetizing current $I_{p k}$ ?
(b) Determine (i) the rims winding currents, and (ii) the applied primary volt-seconds $\lambda_{1}$. Is $\lambda_{1}$ proportional to $I_{p k}$ ?
(c) Modify the transformer and ac inductor design procedures of this chapter, to derive a general procedure for desigring llyback transformers that explicitly accounts for both core and copper loss, and that employs the optimum ac flux density that minimizes the total loss.
(d) Give a general step-by-step design procedure, with all specifications and units clearly stated.
(e) Design the fyyback transformer for the conventer of patt (a), using your step-by-step procedure of part (d). Use a ferrite EE core, with $\beta=2.7$ and $K_{f e}=50 \mathrm{WTT}^{\mathrm{c}} \mathrm{cm}^{3}$. Specily: core size, air gap length, turns, and wire sizes for all windings.
(f) For your linal design of part (e), what are (i) the core loss, (ii) the total copper foss, and (iii) the peak fiux density?
15.4 Ower the intended range of operating frequencies, the frequency dependence of the core-loss coefficient $K_{f e}$ of a certain ferrite core material can be approximated using a monotonically increasing fourth-order polynomial of the form

$$
K_{s, 0}(f)=K_{f, 0}\left(1+a_{1}\left(\frac{f}{f_{0}}\right)+a_{2}\left(\frac{f}{f_{0}}\right)^{2}+a_{3}\left(\frac{f}{f_{0}}\right)^{3}+a_{4}\left(\frac{f}{f_{0}}\right)^{4}\right)
$$

where $K_{f e r}, a_{1}, a_{2}, a_{3}, a_{4}$ and $f_{10}$ are constants. In a typical converter transformer application, the applied primary volt-seconds $\lambda_{1}$ varies directly with the switching period $T_{s}=1 / f$. It is desired to choose the optimum switching frequency such that $K_{\text {gfe }}$, and therefore the transformer size, are minimized.
(a) Show that the optimum switching frequency is a root of the polynomial

$$
\mathrm{I}+a_{1}\left(\frac{\beta-1}{\beta}\right)\left(\frac{f}{f_{0}}\right)+a_{2}\left(\frac{\beta-2}{\beta}\right)\left(\frac{f}{f_{0}}\right)^{2}+a_{3}\left(\frac{\beta-3}{\beta}\right)\left(\frac{f}{f_{0}}\right)^{3}+a_{4}\left(\frac{\beta-4}{\beta}\right)\left(\frac{f}{f_{0}}\right)^{4}
$$

Next, a core material is chosen whose core loss parameters are

$$
\begin{array}{ll}
\rho=2.7 & K_{y c 0}=7.6 \\
f_{0}=100 \mathrm{kHz} & \\
a_{1}=-1.3 & a_{2}=5.3 \\
a_{3}=-0.5 & a_{4}=0.075
\end{array}
$$

The polynomial fits the manufacturer's published data over the range $10 \mathrm{kHz}<f<1 \mathrm{MHz}$.
(b) Sketch $K_{j e}$ vs. $f$.
(c) Determine the value of $f$ that minimizes $K_{g / f}$.
(d) Skech $K_{k f e}(f) / K_{p f e}(100 \mathrm{kHz})$, over the range $100 \mathrm{kHz} \leq f \leq 1 \mathrm{MHz}$. How sensitive is the transformer size to the cholee of switching frequency?
15.5 Transformer design to attain a given temperature rise. The temperature rise $\Delta T$ of the center leg of a ferrite core is directly proportional to the total power loss $P_{\text {tor }}$ of a transformer: $\Delta T=R_{\text {ph }} P_{\text {tor }}$, where $R_{\text {pi }}$ is the thermal resistance of the translormer under given environmental conditions. You may assume that this temperature rise has minimal dependence on the distribution of losses within the transformer. It is desired to modify the $K_{\text {afe }}$ transformer design method, such that temperature rise $\Delta T$ teplaces total power loss $P_{t, B}$ as a specification. You may neglect the dependence of the wire resistivity $\rho$ on temperature.
(a) Modify the $n$-winding transformer $K_{\text {gfe }}$ design method, as necessayy. Define a new core geometrical constant $K_{d / 2}$ that includes $R_{\text {rtr }}$.
(b) Thermal resistances of ferrite EC cores are listed in Section D. 3 of Appendix D. Tabulate $K_{\text {th }}$ for these cores, using $\beta=2.7$.
(c) A 750 W single-output full-bridge isolated buck de-de converter operates with converter switching frequency $f_{s}=200 \mathrm{kHz}$, de input voltage $V_{g}=400 \mathrm{~V}$, and de output voltage $V=48 \mathrm{~V}$. The turns ratio is $6: 1$. The cone loss equation parameters at 100 kHz are $K_{f e}=10 \mathrm{~W} / \mathrm{T}^{\beta} \mathrm{cm}^{3}$ and $\beta=2.7$. Assume a fill factor of $K_{u}=0.3$. You may neglect proximity losses. Use your design procedure of parts (a) and (b) to design a transformer for this application, in which the temperature rise is fimited to $20^{\circ} \mathrm{C}$. Specify: EC core size, pimary and secondary tums, wire sizes, and peak ac flux density.

## Part IV

Modern Rectifiers and Power System Harmonics

## 16

## Power and Harmonics in Nonsinusoidal Systems

Rectification used to be a much simpler topic. A textbook could cover the topic simply by discussing the various circuits, such as the peak-detection and inductor-input rectifiers, the phase-controlled bridge, polyphase transformer connections, and perhaps multiplier circuits. But recently, rectifiers have become much more sophisticated, and are now systems rather than mere circuits. They often include pulse-width modulated converters such as the boost converter, with control systems that regulate the ac input current waveform. So modern rectifier technology now incorporates many of the de-de converter fundamentals.

The reason for this is the undesirable ac lime current harmonics, and low power factors, of conventional peak-detection and phase-controlled rectifiers. The adverse effects of power system harmonics are well recognized. These effects include: unsafe neutral current magnitudes in three-phase systems, heating and reduction of life in transformers and induction motors, degradation of system voltage waveforms, unsafe currents in power-factor-correction capacitors, and malfunctioning of certain power system protection elements. In a real sense, conventional rectifiers are harmonic polluters of the ac power distribution system. With the widespread deployment of electronic equipment in our society, rectifier harmonics have become a significant and measurable problem. Thus there is a need for high-quality rectificrs, which operate with high power factor, high efficiency, and reduced generation of harmonics. Several international standards now exist that specifically limit the magnitudes of harmonic currents, for both high-power equipment such as industrial motor drives, and low-power equipment such as electronic balfasts for fluorescent lamps and power supplies for office equipment.

This chapter treats the fow of energy in power systems containing nonsinusoidal waveforms. Average power, rms values, and power factor are expressed in terms of the Fourier series of the voltage and current waveforms. Harmonic currents in three-phase systems are discussed, and present-day standards are listed. The following chapters treat harmonics and harmonic mitigation in conventional linecommurated rectifiers, high-quality rectifier circuits and their models, and control of high-quality rectifiers.


Fig. 16.1 Observe the transmission of energy through surface $S$.

### 16.1 AVERAGE POWER

Let us consider the transmission of energy from a source to a load, through a given surface as in Fig. 16.1. In the network of Fig. 16.1, the voltage waveform $v(t)$ (not necessarily sinusoidal) is given by the source, and the current waveform is determined by the response of the load. In the more general case in which the source output impedance is significant, then $v(t)$ and $i(t)$ boh depend on the characteristics of the source and load. Balanced three-phase systems may be treated in the same manner, on a per-phase basis, using a line current and line-to-neutral voltage.

If $v(t)$ and $i(t)$ are periodic, then they may be expressed as Fourier series:

$$
\begin{align*}
& v(t)=V_{0}+\sum_{n=1}^{\infty} V_{n} \cos \left(n \omega t-\varphi_{n}\right)  \tag{16.1}\\
& i(t)=I_{0}+\sum_{n=1}^{\infty} I_{n} \cos \left(n(t) n-\theta_{n}\right)
\end{align*}
$$

where the period of the ac line voltage waveform is defined as $T=2 \pi /(0$. In general, the instantaneous power $p(t)=v(t) i(t)$ can assume both positive and negative values at various points during the ac line cycle. Energy then flows in both directions between the source and load. It is of interest to determine the net energy transmitted to the load over one cycle, or

$$
\begin{equation*}
W_{c \mathrm{ccte}}=\int_{0}^{T} v(t)(t) d r \tag{16,2}
\end{equation*}
$$

This is directly related to the average power as follows:

$$
\begin{equation*}
P_{a v}=\frac{W_{c \mathrm{crec}}}{T}=\frac{1}{T} \int_{0}^{T} v(0) d(t) d t \tag{16.3}
\end{equation*}
$$

Let us investigate the relationship between the harmonic content of the voltage and current waveforms, and the average power. Substitution of the Fourier series, Eq. ( 16.1 ), into Eq. ( 16.3 ) yields

$$
\begin{equation*}
P_{a v}=\frac{1}{T} \int_{0}^{T}\left(V_{0}+\sum_{n=1}^{\infty} V_{n} \cos \left(n \omega t-\varphi_{n}\right)\right)\left(l_{0}+\sum_{n=1}^{\infty} i_{n} \cos \left(n \omega t-\theta_{n}\right)\right) d t \tag{16.4}
\end{equation*}
$$

To cvaluate this integral, we must multiply out the infinite series. It can be shown that the integrals of
cross-product terms are zero, and the only contributions to the integral comes from the products of voltage and current harmonics of the same frequency:

$$
\int_{0}^{I}\left(V_{n} \cos \left(\mu(\theta)-\varphi_{n}\right)\right)\left(\lambda_{m} \cos \left(m 0 t-\theta_{m}\right)\right) d t=\left\{\begin{array}{cl}
0 & \text { if } n \neq m  \tag{16.5}\\
\frac{V_{n} i_{n}}{2} \cos \left(\varphi_{\mu}-\theta_{n}\right) & \text { if } n=m
\end{array}\right.
$$

The average power is therefore

$$
\begin{equation*}
P_{a u}=V_{u} I_{0}+\sum_{u=1}^{\infty} \frac{V_{\mathrm{n}} I_{u}}{2} \cos \left(\theta_{\mathrm{rr}}-\theta_{n}\right) \tag{16.6}
\end{equation*}
$$

So net energy is transmitted to the load only when the Fourier series of $v(t)$ and $i(t)$ contain terms at the same frequency. For example, if $v(l)$ and $i(l)$ both contain third harmonic, then net energy is transmitted at the third harmonic frequency, with average power equal to

$$
\begin{equation*}
\frac{V_{3} I_{3}}{2} \cos \left(\varphi_{3}-\theta_{3}\right) \tag{16.7}
\end{equation*}
$$

Here, $V_{3} I_{3} / 2$ is equal to the rms volt-amperes of the third harmonic curnent and voltage. The cos $\left(\phi_{3}-\theta_{3}\right)$ term is a displacement term which accounts for the phase dilference between the third harmonic voltage and curtent.

Some examples of power flow in systems containing harmonics are illustrated in Figs. 16.2 to 16.4. In example 1, Fig. 16.2, the voltage contains fundamental only, while the curtent contains third har-
(a)

(b)


Fig. 16.2 Volage, cument, and instantaneous power waveforms, example 1 . The voitage contains only fundamental, and the eurrent concains only third harmonic. The average power is zero.


Fig. 16.3 Voltage, current, and instantaneous power waveforms, example 2. The voltage and current each contain only third harmonic, and are in phase. Net energy is transmitted at the third harmonic frequency.



Fig. 16.4 Voltage, current, and instantaneous power waveforms, example 3. The voltage contains fundamental, third, and fifth harmonics. The cuirent contains fundamental, fifth, and seventh harmonics. Net energy is transmitted at the fundamental and fifth harmonic frequencies.
monic only. It can be seen that the instantaneous power waveform $p(t)$ has a zero average value, and hence $P_{a v}$ is zero. Energy circulates between the source and load, but over one cycle the net energy transferred to the load is zero. In example 2, Fig. 16.3, the voltage and current each contain only third harmonic. The average power is given by Eq. (16.7) in this case.

In example 3, Fig. 16.4, the voltage waveform contains fundamental, third harmonic, and fifth hamonic, while the current contains fundamental, fifth harmonic, and seventh harmonic, as follows:

$$
\begin{align*}
& v(t)=1.2 \cos (\omega t)+0.33 \cos (3 \omega t)+0.2 \cos (5 \omega t)  \tag{16.8}\\
& u(t)=0.6 \cos \left(\omega t+30^{\circ}\right)+0.1 \cos \left(5 \omega t+45^{\circ}\right)+0.1 \cos \left(7 \omega t+60^{\circ}\right)
\end{align*}
$$

Average power is transmitted at the fundamental and fifth harmonic frequencies, since only these frequencies are present in both waveforms. The average power is found by evaluation of Eq. (16.6); alk terms are zero except for the fundamental and fifth harmonic terms, as follows:

$$
\begin{equation*}
P_{u y}=\frac{(1.2)(0.6)}{2} \cos \left(30^{\circ}\right)+\frac{(0.2)(0.1)}{2} \cos \left(45^{\circ}\right)=0.32 \tag{16.9}
\end{equation*}
$$

The instantaneous power and its average are illustrated in Fig. 16.4(b).

### 16.2 ROOT-MEAN-SQUARE (RMS) VALUE OF A WAVEFORM

The rms value of a periodic waveform $v(t)$ with period $T$ is defined as

$$
\begin{equation*}
(\mathrm{rmss} \text { value })=\sqrt{\frac{1}{T} \int_{0}^{T} v^{2}(t) d t} \tag{16.10}
\end{equation*}
$$

The rms value can also be expressed in terms of the Fourier components. Insertion of Eq. (16.1) into Eq. (16.10), and simplification using Eq. (16.5), yields

$$
\begin{equation*}
\text { (Ims value) }=\sqrt{V_{0}^{2}+\sum_{\mathrm{j}=1}^{n} \frac{Y_{\pi}^{2}}{2}} \tag{16.11}
\end{equation*}
$$

Again, the integrals of the cross-product terms are zero. This expression holds when the waveform is a cutrent:

$$
\begin{equation*}
\text { (rms current) }=\sqrt{I_{0}^{2}+\sum_{n=1}^{\infty} \frac{I_{n}^{2}}{2}} \tag{16.12}
\end{equation*}
$$

Thus, the presence of harmonics in a waveform always increases its ims value. In particular, in the case where the voltage $v(t)$ contains only fundamental while the current $i(t)$ contains harmonics, then the harmonics increase the rms value of the current while leaving the average power unchanged. This is undesirable, because the hamonics do not lead to net delivery of energy to the load, yet they increase the $I_{\text {rmm }}{ }^{2} R$ losses in the system.

In a practical system, series resistances always exist in the source, load, and/or transmission wires, which lead to unwanted power losses obcying the expression

$$
\begin{equation*}
\text { (rms current) })^{2} R_{\text {sefices }} \tag{16.13}
\end{equation*}
$$

Examples of such loss elements are the resistance of ac generator windings, the resistance of the wire connecting the source and load, the resistance of transfomer windings, and the resistance of semiconductor devices and magnetics windings in switching converters. Thus, it is desired to make the rms current as small as possible, while transferting the required amount of energy and average power to the load.

Shunt resistances usually also cxist, which cause power loss according to the relation

$$
\begin{equation*}
\frac{\text { (rms voltage) }^{2}}{R_{\text {stur }}} \tag{16.14}
\end{equation*}
$$

Examples include the core losses in transformers and ac generators, and switching converter transistor switching loss. Therefore, it is desired to also make the ms voltage as small as possible while transferring the required average power to the load.

### 16.3 POWER FACTOR

Power factor is a figure of merit that measures how effectively energy is transmitted between a source and load network. It is measured at a given sufface as in Fig. 16.1, and is defined as

$$
\begin{equation*}
\text { power factor }=\frac{\text { (average power) }}{(\text { rms voltage }) \text { (ims cuitent) }} \tag{16.15}
\end{equation*}
$$

The power factor always has a value between zero and one. The ideal case, unity power factor, occurs for a load that obeys Ohm's Law, In this case, the voltage and current waveforms have the same shape, contain the same harmonic spectrum, and are in phase. For a given avcrage power throughput, the rms current and voltage are minimized at maximum (unity) power factor, that is, with a linear resistive load. In the case where the voltage contains no harmonics but the load is nonlinear and contains dynamies, then the power factor can be expressed as a product of two terms, one resulting from the phase shift of the fundamental component of the current, and the other resulting from the current harmonics.

### 16.3.1 Linear Resistive Load, Nonsinusoidal Voltage

In this case, the current harmonics are in phase with, and proportional to, the woltage harmonics. As a result, all harmonics result in the net transfer of energy to the load. The cunent harmonic magnitudes and phases are

$$
\begin{gather*}
I_{4}=\frac{V_{n}}{R}  \tag{16.16}\\
\Theta_{n}=\varphi_{n} \quad 50 \cos \left(\theta_{n}-\varphi_{n}\right)=1 \tag{16.17}
\end{gather*}
$$

The mons voltage is again

$$
\begin{equation*}
(\mathrm{mms} \text { voltage })=\sqrt{V_{0}^{2}+\sum_{n=1}^{\infty} \frac{V_{n}^{2}}{2}} \tag{16.18}
\end{equation*}
$$

and the rms current is

$$
\begin{align*}
\text { (mbs curtent) } & =\sqrt{J_{0}^{2}+\sum_{n=1}^{\infty} \frac{I_{n}^{2}}{2}}=\sqrt{\frac{V_{0}^{2}}{R^{2}}+\sum_{n=1}^{\infty} \frac{V_{n}^{2}}{2 R^{2}}}  \tag{16.19}\\
& =\frac{1}{R} \text { (rms voltage) }
\end{align*}
$$

By use of Eq ( 16.6 ), the average power is

$$
\begin{align*}
P_{a v} & =V_{0} I_{0}+\sum_{n=1}^{\infty}-\frac{V_{n}}{2} I_{n} \cos \left(\varphi_{n}-\theta_{n}\right) \\
& =\frac{V_{0}^{2}}{R}+\sum_{n=1}^{\infty} \frac{V_{n}^{2}}{2 R}  \tag{16.20}\\
& =\frac{1}{R} \text { (mos voltage) }{ }^{2}
\end{align*}
$$

Insertion of Eqs. (16.19) and (16.20) into Eq. (16.15) then shows that the power factor is unity. Thus, if the load is linear and purely resistive, then the power factor is unity regardless of the harmonic content of $v(t)$. The harmonic content of the load current waveform $i(t)$ is identical to that of $v(t)$, and all harmonics result in the transler of energy to the load. This raises the possibility that one could construct a power distribution system based on nonsinusoidal waveforms in which the energy is efficiently transfered to the load.

### 16.3.2 Nonlinear Dynamical Load, Sinusoidal Voltage

If the voltage $v(t)$ contains a fundamental component but no dc component or harmonics, so that $V_{0}=V_{2}$ $=V_{3}=\ldots=0$, then harmonics in $i(t)$ do not result in transmission of net encrgy to the load. The average power expression. Eq. (16.6), becomes

$$
\begin{equation*}
P_{a p}=\frac{V_{1} I_{1}}{2} \cos \left(\varphi_{1}-\theta_{1}\right) \tag{16.21}
\end{equation*}
$$

However, the harmonics in $i(t)$ do affect the value of the rms curtent:

$$
\begin{equation*}
\text { (rms current) }=\sqrt{I_{0}^{2}+\sum_{\mathrm{N}=1}^{\infty} \frac{I_{n}^{2}}{2}} \tag{16.22}
\end{equation*}
$$

Hence, as in cxample 1 (Fig. 16.2), harmonics cause the load to draw more rms current from the source, but not more average power. Increasing the current harmonics does not cause more energy to be transferred to the load, but does cause additional losses in series resistive elements $R_{\text {werres }}$.

Also, the presence of load dynamics and reactive elements, which causes the phase of the fundamental components of the voltage and current to differ $\left(\theta_{1}-\varphi_{1}\right)$, also seduces the power factor. The $\cos \left(\varphi_{1}-\theta_{1}\right)$ term in the average power Eq. (16.21) becomes less than unity. However, the rms value of the current, Eq. (16.22), does not depend on the phase. So shifting the phase of $i(0)$ with respect to $v(t)$ reduces the awerage power without changing the rms voltage or current, and hence the power factor is reduced.

By substituting Eqs. (16.21) and (16.22) into (16.15), we can express the power factor for the sinusoidal voltage in the following form:

$$
\begin{align*}
\text { (power factor) } & =\left(\frac{\frac{I_{1}}{\sqrt{2}}}{\sqrt{I_{0}^{2}+\sum_{n=1}^{2} \frac{I_{n}^{2}}{2}}}\right)\left(\cos \left(\varphi_{1}-\theta_{1}\right)\right)  \tag{16.23}\\
& =\text { (distortion factor) (displacement factor) }
\end{align*}
$$

So when the voltage contains no harmonics, then the power factor can be written as the product of two terms. The first, called the distortion factor, is the ratio of the rms fundamental component of the current to the total rms value of the curent

$$
\begin{equation*}
\text { (distortion factor) }=\left(\frac{\frac{I_{1}}{\sqrt{2}}}{\sqrt{I_{0}^{2}+\sum_{n=1}^{\infty} \frac{I_{n}^{2}}{2}}}\right)=\frac{\text { (rms fundamental current) }}{(\text { ms current })} \tag{16.24}
\end{equation*}
$$

The second term of Eq. ( 16.23 ) is called the displacement factor, and is the cosine of the angle between the fundamental components of the voltage and current wavefoms.

The Total Harmonic Distortion (THD) is defined as the ratio of the rms value of the waveform not including the fundamental, to the rms fundamental magnitude. When no dc is present, this can be written:

$$
\begin{equation*}
(\mathrm{THD})=\frac{\sqrt{\sum_{n=2}^{\infty} I_{n}^{2}}}{I_{1}} \tag{16.25}
\end{equation*}
$$

The total harmonic distortion and the distortion factor are closely related. Comparison of Eqs. (16.24) and ( 16.25 ), with $I_{0}=0$, leads to

$$
\begin{equation*}
\text { (distortion facter) }=\frac{1}{\sqrt{1+(\mathrm{THD})^{2}}} \tag{16.26}
\end{equation*}
$$

This equation is ploted in Fig. 16.5. The distortion factor of a waveform with a moderate amount of distortion is quite close to unity. For example, if the waveform contains third harmonic whose magnitude is

Fig. 16.5 Distortion factor vs, total hamonic distortion.



Fig. 16.6 Conventional peak detection rectifier.


Fig. 16.7 Typical ac line curent spectrum of a peak detection rectifier. Harmonics 1 to 19 are shown.
$10 \%$ of the fundamental, the distortion factor is $99.5 \%$. Increasing the third harmonic to $20 \%$ decreases the distortion factor to $98 \%$, and a $33 \%$ harmonic magnitude yields a distortion factor of $95 \%$. So the power factor is not significantly degraded by the presence of harmonics unless the harmonics are quite large in magnitude.

An example of a case in which the distortion factor is much less than unity is the conventional peak detection rectifier of Fig. 16.6. In this circuit, the ac line current consists of short-duration current pulses occurting at the peak of the volage waveform. The fundamental component of the line curtent is essentially in phase with the voltage, and the displacement factor is close to unity. However, the loworder current harmonics are quite large, close in magnitude to that of the fundamental-a typical current spectrum is given in Fig. 16.7. The distortion factor of peak detection rectifiers is usually in the range $55 \%$ to $65 \%$. The resulting power factor is similar in value.

In North America, the standard 120 V power outlet is protected by a 15 A circuit breaker. In consequence, the available load power quite limited. Derating the circuit breaker current by $20 \%$, assuming typical efficiencies for the do-de converter and peak detection rectifier, and with a power factor of $55 \%$, one oblains the following estimate for the maximbm available do load power:

$$
\begin{aligned}
& \text { (ac voltage) (derated breaker current) (power factor) (reciitier efficiency) } \\
& =(120 \mathrm{~V}) \quad(80 \% \text { of } 15 \mathrm{~A}) \\
& =776 \mathrm{~W}
\end{aligned}
$$

The less-than-unity efficiency of a de-dc converter would further reduce the available de load power. Using a peak detection rectifier to supply a load power greater than this requires that the user install higher amperage and/or higher voltage service, which is inconvenent and costly. The use of a rectifier
circuit having nearly unity power factor would allow a significant increase in available de load power:

$$
\begin{aligned}
& \text { (ae voltage) (derated breaker current) (power factor) (rectifier efficiency) } \\
& =(120 \mathrm{~V}) \quad(80 \% \text { of } 15 \mathrm{~A}) \\
& =1325 \mathrm{~W}
\end{aligned}
$$

or almost twice the available power of the peak detection rectifier. This alone can be a compelling reason to employ high quality rectifiers in commercial systems.

### 16.4 POWER PHASORS IN SINUSODDAL SYSTEMS

The apparent power is defined as the product of the rms voltage and rms current. Apparent power is easily measured-it is simply the product of the readings of a voltmeter and ammeter placed in the circuit at the given surface. Many power system elements, such as transformers, must be rated according to the apparent power that they are able to supply. The unit of apparent power is the volt-ampere, or VA. The power factor, defined in Eq. (16.15), is the ratio of average power to apparent power.

In the case of sinusoidal voltage and current waveforms, we can additionally define the complex power $S$ and the reactive power $Q$. If the sinusoidal voltage $v(t)$ and cument $i(t)$ can be represented by the phasors $V$ and $I$, then the complex power is a phasor defined as

$$
\begin{equation*}
S=V I^{*}=P+j Q \tag{16.29}
\end{equation*}
$$

Here, $I^{*}$ is the complex conjugate of $I$, and $j$ is the square root of -1 . The magnitude of $S$, or $\|S\|$, is equal to the apparent power, measured in VA. The real patt of $S$ is the average power $P$, having units of watts. The imaginary part of $S$ is the reactive power $Q$, having units of reactive voll-ampercs, or VARs.

A phasor diagram illustrating $S, P$, and $Q$, is given in Fig. 16.8. The angle $\left(\varphi_{1}-\theta_{1}\right)$ is the angle between the vollage phasor $V$ and the current phasor $I$. $\left(\phi_{1}-\theta_{1}\right)$ is additionally the phase of the complex power $S$. The power factor in the purely sinusoidal case is therefore


Fig. 16.8 Power phasor diagram, for a sinusoidai system, illustrating the voltage, curent, and complex power phasors.

$$
\begin{equation*}
\text { power tactor }=\frac{P}{\| S \mid}=\cos \left(\varphi_{1}-\theta_{1}\right) \tag{16.30}
\end{equation*}
$$

It should be emphasized that this equation is valid only for systems in which the voltage and current are purely sinusoidal. The distortion factor of Eq. (16.24) then becomes unity, and the power factor is equal to the displacement factor as in Eq. (16,30).

The reactive power $Q$ does not lead to net transmission of energy between the source and load. When reactive power is present, the rms cutrent and apparent power are greater than the mithimum amount necessary to transmit the average power $P$. In an inductor, the current lags the voltage by $90^{\circ}$, causing the displacement factor to be zero. The altermate storing and releasing of energy in an inductor leads to current flow and nonzero apparent power, but the average power $P$ is zero. Just as resistors consume real (average) power $P$, inductors can be viewed as consumers of reactive power $Q$. In a capacitor, the current leads to voltage by $90^{\circ}$, again causing the displacement factor to be zero. Capacitors supply reactive power $Q$, and are commonly placed in the utility power distribution system near inductive loads. If the reactive power supplied by the capacitor is equal to the reactive power consumed by the inductor, then the net current (flowing from the sonrce into the capacitor-inductive-load combination) will be in phase with the voltage, leading unity power factor and minimum rms current magnitude.

It will be seen in the next chapter that plase-controlled rectifiers produce a nonsinusoidal current waveform whose fundamental component lags the voltage. This lagging current does not arise from energy storage, but it does monetheless lead to a reduced displacement factor, and to rms current and apparent power that are greater than the minimum armount necessary to transmit the average power.

### 16.5 HARMONIC CURRENTS IN THREE PHASE SYSTEMS

The presence of harmonic currents can also lead to some special problems in three-phase systems. In a four-wire three-phase system, harmonic currents can lead to large currents in the neutral conductors, which may easily exceed the conductor tms current rating. Power factor correction capacitors may experience significantly increased rms currents, causing them to fail. In this section, these problems are examined, and the properties of harmonic cuntent flow in three-phase systems are derived.

### 16.5.1 Harmonic Currents in Three-Phase Four-Wire Networks

Let us consider the three-phase four-wire network of Fig. 16.9. In general, we can express the Fourier sertes of the line currents and line-neutral voltages as follows:

$$
\begin{align*}
& i_{a}(t)=I_{a k t}+\sum_{k=1}^{\infty} I_{u k} \cos \left(k(0)-\theta_{a k}\right) \\
& i_{k}(t)=I_{b 0}+\sum_{k=1}^{\infty} I_{b k} \cos \left(k\left(\omega t-120^{\circ}\right)-\theta_{k k}\right)  \tag{16.31}\\
& \left.i_{c}(t)=I_{c 0}+\sum_{k=1}^{\infty} I_{c k} \cos \left(k(\omega) t+120^{\circ}\right)-\theta_{c k}\right)
\end{align*}
$$



Fig. L6.9 Current flow in a three-phase four-wire network.

$$
\begin{align*}
& v_{a r}(t)=V_{i+1} \cos (\omega t) \\
& v_{b r}(t)=V_{t \mathrm{n}} \cos \left(\omega t-120^{\circ}\right)  \tag{16.32}\\
& v_{\mathrm{cr}}(t)=V_{o n} \cos \left(\omega t+120^{\circ}\right)
\end{align*}
$$

The neutral current is therefore $i_{n}=i_{a}+i_{b}+i_{c}$, or

$$
\begin{align*}
& i_{\mathrm{m}}(t)=I_{t 0}+I_{b 0}+I_{c 0} t \\
& \sum_{k=1}^{\infty}\left[I_{w k} \cos \left(k \omega t-\theta_{a k}\right)+I_{b k} \cos \left(k\left(\omega t-120^{\circ}\right)-\theta_{b k}\right)+I_{c k} \cos \left(k\left(0 t+120^{\circ}\right)-\theta_{c k}\right)\right] \tag{16.33}
\end{align*}
$$

When the load is unbalanced (even though the voltages are balanced and undistorted), we can say little else about the neutral and line currents. If the load is unbalanced and nonimear, then the line and neutral currents may contain harmonics of any order, including even and triplen harmonics.

Equation (16.33) is considerably simplified in the case where the loads are balanced. A balanced noulinear load is one in which $I_{a k}=I_{b k}=I_{c k}=I_{k}$ and $\theta_{a k}=\theta_{b k}=\theta_{c k}=\theta_{k^{+}}$for all $k$; that is, the harmonics of the three phases all have equal amplitudes and phase shifts. In this case, Eq. ( 16.33 ) reduces to

$$
\begin{equation*}
i_{n}(t)=3 I_{0}+\sum_{k=0,0, \ldots}^{\infty} 3 i_{k} \cos \left(k \omega t-\theta_{k}\right) \tag{16.34}
\end{equation*}
$$

Hence, the fundamental and most of the harmonics cancel out, and do not appear in the neutral conductor. Thus, it is in the interests of the utility to balance their nonlinear loads as well as their harmonics.

But not all of the harmonics cancel out of Eq. (16.34): the de and triplen (triple-n, or 3,6,9,...) harmonics add rather than cancel. The rms neutral current is

$$
\begin{equation*}
i_{n, v m s}=3 \sqrt{I_{0}^{2}+\sum_{k=3, i, p, \cdots}^{\infty} \frac{I_{k}^{2}}{2}} \tag{16.35}
\end{equation*}
$$

## Exantple

A balanced nonlinear load produces line currents containing fundamental and $20 \%$ third harmonic: $i_{a n}(f)=I_{1} \cos \left(\omega t-\theta_{1}\right)+0.2 I_{1} \cos \left(3 \omega t-\theta_{3}\right)$. Find the rms neutral current, and compare its amplitude to the rms line current amplitude.

Solution:

$$
\begin{align*}
& i_{t, r, v / s}=3 \sqrt{\frac{\left(0.2 I_{1}\right)^{2}}{2}}=\frac{0.6 I_{1}}{\sqrt{2}}  \tag{16.36}\\
& i_{1, \text { rus }}=\sqrt{\frac{I_{1}^{2}+\left(0.2 I_{1}\right)^{2}}{2}}=\frac{I_{1}}{\sqrt{2}} \sqrt{1+0.04}=\frac{I_{1}}{\sqrt{2}}
\end{align*}
$$

So the neutra! current magnitude is $60 \%$ of the line current magnitude! The triplen harmonics in the three phases add, such that $20 \%$ third harmonic leads to $60 \%$ third harmonic neutral current. Yet the presence of the third harmonic has very little effect on the rms value of the line curtent. Significant unexpected neutral current flows.

### 16.5.2 Harmonic Currents in Three-Phase Three-Wire Networks

If there is no neutral connection to the wye-connected load, as in Fig. 16.10, then $i_{n}(t)$ must be zero. If the load is balanced, then Eq. (16.34) still applies, and therefore the de and triplen harmonics of the load currents must be zero, Therefore, the line curents $i_{a}, i_{b}$, and $i_{c}$ cannot contain triplen or de harmonics. What happens is that a voltage is induced at the load neutral point $n$ ', containing de and triplen harmonics, which eliminates the triplen and de load current harmonics.

This result is true only when the load is balanced. With an unbalanced load, all harmonics can appear in the line currents, including triplen and dc. In practice, the foad is never exactly balanced, and some small amounts of third harmonic line currents are measured.

With a delta-connected load as in Fig. 16.11, there is also no neutral connection, so the line currents cannot contain triplen or de components. But the loads are connected line-to-line, and are excited by undistorted sinusoidal voltages. Hence triplen harmonic and de cuments do, in general, flow through the nonlinear loads. Therefore, these currents simply circulate around the delta. If the load is balanced, then again no triplen harmonics appear in the line cuments.


Fig. 16.10 Current flow in a three-phase three-wire wye-connected detwork.


Fig. 16.11 A balanced nonlinear delta-counected load may generate triplen current harmonics. These harmonics circulate around the delta, but do not fow through the lines if the load is balanced.

### 16.5.3 Harmonic Current Flow in Power Factor Correction Capacitors

Harmonic curtents rend to flow through shunt-connected power factor correction capacitors. To some extent, this is a good thing because the capacitors tend to low-pass filter the power system currents, and prevent nonlinear loads from polluting the entire power system. The flow of harmonic curreuts is then confined to the nonlinear load and local power factor correction capacitors, and voltage waveform distortion is reduced. High-frequency harmonic currents tend to flow through shunt capacitors because the capacitor impedance decreases with frequency, while the inductive impedance of transmission lines increases with frequency. In this sense, power factor correction capacitors mitigate the effects of harmonic currents arising from nonlinear loads in much the same way that they mitigate the effects of reactive currents that arise from inductive loads.

But the problem is that the power factor correction capacitors may not be rated to hande these harmonic currents, and hence there is a danger that the capacitors may overheat and fail when they are exposed to significant harmonic currents. The loss in capacitors is modeled using an equivalent series resistance (esr) as shown in Fig. 16.12. The esr models dielectric loss (hysteresis of the dielectric $D-E$ loop), contact resistance, and foil and lead resistances. Power loss occurs, equal to $i_{\mathrm{mms}}{ }^{2}($ esr $)$. Dielectric materials are typically poor conductors of heat, so a moderate amount of power loss can cause a large temperature rise in the center of the capacitor. In consequence, the rms current must be limited to a safe value.

Typical power factor conection capacitors are rated by voltage $V$, frequency $f$, and reactive power in kVARs. These ratings are computed from the capacitance $C$ and safe ims current $I_{m s}$, assuming undistorted sinusoidal waveforms, as follows:


Fig. 16.12 Capacitor equivalent circuit. Losses are modeled by an equivalent series resistance (esr).

$$
\begin{equation*}
\text { rated rons voltage } V_{r m s}=\frac{I_{r n s}}{2 \pi f C} \tag{16.37}
\end{equation*}
$$

$$
\begin{equation*}
\text { rated reactive power }=\frac{i_{r \text { rus }}^{2}}{2 \pi f C} \tag{16.38}
\end{equation*}
$$

In an undistorted system, the rms current, and hence also the capacitor esr loss, cannot increase unless the rms voltage is also increased. But high-frequency harmonics can lead to larger roms currents without an increased voltage. Any harmonics that flow result in increased rms current beyond the expected value predicted by Eq. (16.37). If the capacitor is not rated to handie additional power loss, then failure or premature aging can occur.

### 16.6 AC LINE CURRENT HARMONIC STANDARDS

Besides the increased currents and reduced power factors of peak detection rectifiers, the harmonics themselves can be detrimental: if large enough in magnitude, they can poltute the power system. Harmonic currents cause distortion of the voltage waveform via the power system series impedance. Thesc voltage harmonics can interfere with the operation of nearby loads. As noted previously, increased currents in shunt capacitors, and increased losses in distribution transformers and ac machines, can lead to premalure aging and failure of these devices. Odd triplen harmonics (triple-n: $3^{\text {nd }}, 9^{\text {th }}, 15^{\text {th }}$, etc.) lead to unexpectedy large neutral currents in thrce-phase systems. Harmonic currents can also excite system resonances some distance from their source, with results that are difficult to predict. For these reasons, a number of organizations have adopted standards that limit the magnitudes of the harmonic currents that a load is allowed to inject into the ac line. The US military was one of the early organizations to recognize these problems; the very strict $3 \%$ limit was initially adopted. The standards adopted by the IFC and IEEE are more recent, and are intended for conventional udility systems. A fourth example, nol discussed here, is the telephone interference factor, which himits power distribution system harmonics in cases when telephone lines and power lines share the same poles.

### 16.6.1 International Electrotechnical Commission Standard 1000

This international agency adopted a first draft of their IEC 555 standard in 1982. It has since undergone a number of revistons, and has been superceded by $1 E C] 000[7]$. This standard is now enforced in Europe, making it a de facto standard for commercial equipment intended to be sold worldwide.

The IEC 1000-3-2 standard covers a number of different types of low power equipment, with differing harmonic limits. It specifically limits harmonics for equipment having an inpul current of up to 16 A , connected to 50 or $60 \mathrm{H} /, 220 \mathrm{~V}$ to 240 V single phase circuits (two or three wire), as well as 380 V to 415 V three phase (three or four wire) circuits. In a city environment such as a large building, a large fraction of the total power system load can be nonlinear. For example, a major portion of the electrical load in a building is comprised of fuorescent lights, which present a very nonlinear characteristic to the utility system. A modern office may also contain a large number of personal computers, printers, copiers, etc., each of which may employ peak detection rectifiers. Although each individual load is a negligible fraction of the total local load, these loads can collectively become significant.

The IEC 1000-3-2 standard defines several categonies of equipment, each of which is covered by a different set of harmonic limits. As arr example, Table 16.1 shows the harmonic limits for Class A equipment, which includes low harmonic rectifiers for computer and other office equipment.

The European norm EN 61000-3-2 defines similar limits.

Table 16.1 JEC 1000-3-2 Harmonic curent limits, class A

| Odd harmonics |  |  | Even harmonics |  |
| :---: | :---: | :---: | :---: | :---: |
| Harmonic number | Maximum current |  | Harmonic number | Maximum current |
| 3 | 2.30 A | 2 | 1.08 A |  |
| 5 | 1.14 A |  | 4 | 0.43 A |
| 7 | 0.77 A |  | 6 | 0.30 A |
| 9 | 0.40 A |  | $8 \leq n \leq 40$ | $0.23 \mathrm{~A} \cdot(8 / \mathrm{n})$ |
| 11 | 0.33 A |  |  |  |
| 13 | 0.21 A |  |  |  |
| $15 \leq n \leq 39$ | $0.15 \mathrm{~A} \cdot(15 / n)$ |  |  |  |

### 16.6.2 IEEE/ANSI Standard 519

In 1993, the IEEE published a revised draft standard limiting the amplitudes of current harmonics, IEEE Guide for Hamonic Control and Reactive Compensation of Static Power Converters. The harmonic limits are based on the ratio of the fundamental component of the load current $I_{L}$ to the short circuit current at the point of common coupling ( PCC ) at the utility $l_{s i}$. Stricter limits are imposed on large loads than on small loads. The limits are similar in magnitude to IEC 1000, and cover high voltage loads (of much higher power) not addressed by IEC 1000. Enforcement of this standard is presently up to the local utility company.

The odd harmonic limits for general distribution systems at voltages of 120 V to 69 kV are listed in Table 16.2. The limits for even harmonics are $25 \%$ of the odd harmonic limits. Limits for general distribution systems at 69.001 kV to 16 l kV are $50 \%$ of the values listed in Table 16.2 . De current components and half-wave rectifiers are not allowed.

It is the responsibility of the power consumer to meet these cument harmonic standards. Standard IEEE-519 also specifies maximum allowable voltage harmonics, listed in Table 16.3. It is the responsibility of the utility, or power supplier, to meet these limits. Both total harmonic distortion and maximum individual harmonic magnitudes are limited.

Table 16.2 IEEE- 519 Maximum odd harmonic current limits for general distribution systems, 120 V to 69 kV

| $I_{s c} / I_{L}$ | $n<11$ | $11 \leq n<17$ | $17 \leq n<23$ | $23 \leq n<35$ | $35 \leq n$ | THD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $<20$ | $4.0 \%$ | $2.0 \%$ | $1.5 \%$ | $0.6 \%$ | $0.3 \%$ | $5.0 \%$ |
| $20-50$ | $7.0 \%$ | $3.5 \%$ | $2.5 \%$ | $1.0 \%$ | $0.5 \%$ | $8.0 \%$ |
| $50-100$ | $10.0 \%$ | $4.5 \%$ | $4.0 \%$ | $1.5 \%$ | $0.7 \%$ | $12.0 \%$ |
| $100-1000$ | $12.0 \%$ | $5.5 \%$ | $5.0 \%$ | $2.0 \%$ | $1.0 \%$ | $15.0 \%$ |
| $>1000$ | $15.0 \%$ | $7.0 \%$ | $6.0 \%$ | $2.5 \%$ | $1.4 \%$ | $20.0 \%$ |

Table 16.3 IEEE-5 19 Voltage distortion limits

| Bus voltage at PCC | Individual hamonics | THD |
| :---: | :---: | :---: |
| 69 kV and lower | $3.0 \%$ | $5.0 \%$ |
| 69.001 kV to 161 kV | $1.5 \%$ | $2.5 \%$ |
| Above 16 kV | $1.0 \%$ | $1.5 \%$ |

## Bibliography

[1] J. Arrillaga, D. Bradley, and P. Bodoer, Power System Harmonies, New York: John Wiley \& Sons, 1085.
[2] R. Smity and R. STRATFORD, "Power System Harmonics Effects from Adjustable-Speed Drives," IEEE Tronsections on Industry Applications, Vol. IA-20, No. 4, pp. 973-977, July/August 1984.
[3] A. Emanuel, "Powers in Nonsinusoidal Situations-A Review of Definitions and Physical Meaning," IEEE Transactions on Power Delivery, Vol. 5, No. 3, pp. 1377-1389, July 1990.
[4] N. MOhan, T. Undeland, and W. Robelns, Fower Electronics: Converters, Applications, and Design, Second edition, New York: Joln Wiley \& Sons, 1995.
[5] J. Kassakian, M. Schlecht, and G. Vergese, Principles of Power Electronics, Massachusetts: AddisonWesley, 1991,
[6] R. Gretsch, "Harmonic Distortion of the Mains Voltage by Switched-Mode Power Supplies-Assessment of the Future Development and Possible Mitigation Measures," European Power Eiectronics Conference, 1989 Record, pp. 1255-1260.
[7] IEC 1000-3-2, First Edition, Commission Electrotechnique Internationale, Geneva, 1995.

## Prodlems

16.1 Passive rectifier circuit. In the passive rectifier circuit of Fig. 16.13, $L$ is very large, such that the inductor current $i(t)$ is essentially dc. All components are ideal.


Fig. 16.13 Passive rectifier circuit of Problem 16.1
(a) Determine the de output voltage, current, and power.
(b) Sketch the ac line current waveform $i_{g}(t)$ and the rectifier output voltage waveform $v_{R}(t)$.
(c) Determine the ac line current mons magnitude, fundamental rms magnitude, and third harmonic mems magnitude. Does this rectifier network conform to the IEC-1000 harmonic curent limits?
(d) Determine the power factor, measured at suifaces $S_{1}$ and $S_{2}$.
16.2 The three-phase rectifier of Fig. 16.14 is connected to a balanced 60 Hz 3 bac 480 V (rms, line-line) sinusoidal source as shown. All elements are ideal. The inductance $L$ is large, such that the current $i(t)$ is essentially constant, with negligible 360 Hz ripple.


Fig. 16.14 Three-phase rectifier circuit of Problem 16.2
(a) Sketch the wavelorm $v_{d}(t)$.
(b) Determine the de output voltage $V$
(c) Sketch the line current waveforms $i_{a}(t), i_{b}(t)$, and $i_{c}(t)$.
(d) Find the Fourier series of $i(t)$.
(e) Find the distortion factor, displacement factor, power factor, and line current THD.
16.3 Hammonic pollution police. In the network of Fig. 16.15, voltage harmonics are observed at the indicated surface. The object of this problem is to decide whether to blame the source or the load for the observed Iarmonic pollution. Either the source element or the load element contains a nonlinearity that generates harmonics, while the other element is linear,


Fig. 16.15 Single-phase power system of Problems 16.3 to 16.5
(a) Consider first the case where the load is a passive linear impedance $Z_{2}(s)$, and hence its phase lies in the range $-90^{\circ} \leq \angle Z_{2}(j \omega) \leq+90^{\circ}$ for all positive ( $\omega$. The source generates harmonics. Express the average power $P$ in the form

$$
P=\sum_{n=1}^{\infty} P_{n}
$$

where $P_{n}$ is the average power transmitted to the load by hamonic number $n$. What can you say about the polarities of the $P_{n} \mathrm{~s}$ ?
(b) Consider text the case where the load is nonlinear, while the source is linear and can be modeled by a Thevenin-equivalent sinusoidal voltage source and linear impedance $Z_{1}(3)$, Again express the average power $P$ as a sum of average powers, as in part (a). What can you say about the polarities of the $P_{n}$ s in this case?
(c) The following Fourier series are measured:

| Harmonic <br> number | $\nu(t)$ |  | $i(t)$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Magnitude | Phase | Magnitude | Phase |  |
| 1 | 230 V | $0^{\circ}$ | 6 A | $-20^{\circ}$ |  |
| 3 | 20 V | $180^{\circ}$ | 4 A | $20^{\circ}$ |  |
| 5 | 8 V | $60^{\circ}$ | 1 A | $-110^{\circ}$ |  |

Who do you accuse? Explain your reasoning.
16.4 For the network and wavelorms of Problem 163, determine the power factor at the indicated surface, and the average power flowing to the load. Harmonies higher in frequency than the fifth harmonic are negligible in magnitude.
16.5 Repeat Problem 16.3 (c), using the following Fourier series:

| Harmonic number | $\mathrm{r}(t)$ |  | i(t) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Magnitude | Phase | Magnitude | Phase |
| 1 | 120 V | 0 | 5 A | $25^{\circ}$ |
| 3 | 4 V | $60^{\circ}$ | 0.5 A | $40^{\circ}$ |
| 5 | 2 V | - $1600^{\circ}$ | 0.2 A | $-100^{\circ}$ |

16.6 A balanced three-phase wye-connected load is constructed using a $20 \Omega$ resistor in each phase. This load is comected to a balanced three-phase wye-connected voltage source, whose fundamental volage component is 380 Vrms line-to-line. In addition, each (line-to-neutral) wollage source produces third and tifth hamonics. Each harmonic has amplitude $20 \mathrm{~V}_{\text {Inss, }}$ and is in phase with the (line-to-neural) fundamental.
(a) The source and load neutral points are connected, such that a four-wire system is obtained. Find the Fourier series of the line curronts and the neutral current.
(b) The neutral connection is broken, such that a three-wire system is obtained. Find the Fourier series of the line currents. Also find the Fourier series of the voltage between the source and load neutral points.

## 17

## Line-Commutated Rectifiers

Conventional diode peak-detection rectifiers are inexpensive, reliable, and in widespread use. Their shortcomings are the high harmonic content of their ac live currents, and their low power factors. In this chapter, the basic operation and ac line current waveforms of several of the most common single-phase and three-phase diode rectifiers are summarized. Also introduced are phase-controlled three-phase rectifiers and inverters, and passive harmonic mitigation techniques. Several of the many references in this area are listed at the end of this chapter [1-15].

Rigorous analytical design of line-commutated rectifier and filter circuits is unfeasible for all but the simplest of circuits. Typical peak-detection rectifiers are numerically ill-conditioned, because small changes in the de-side ripple voltage lead to large changes in the ac line current waveforms. Therefore, the discussions of this chapter are confined to mostly qualitative arguments, with the objective of giving the reader some insight into the physical operation of rectifier/filter circuits. Waveforms, harmonic magnitudcs, and power factors are best determined by measurement or computer simblation.

### 17.1 THE SINGLE-PHASE FULL-WAVE RECTIFIER

A single-phase full-wave rectifier, with uncontrolled diode rectifiers, is shown in Fig. 17.1. The circuit includes a dc-side $L-C$ filter. There are two conventional uses for this circuit. In the traditional fuil-wave rectifier, the output capacitor is large in value, and the dc output voltage $v(r)$ has negligible ripple at the second harmonic of the ac line frequency. Inductor $L$ is most often small or absent. Additional small inductance may be in series with the as source $v_{g}(t)$. A second convertional use of this circuit is in the low-harmonic rectifiers discussed in the next chapter. In this case, the resistive load is replaced by a dcde converter that is controlled such that its power input port obeys Ohm's law. For the purposes of understanding the rectifier waveforms, the converter can be modeled by an effective resistance $R$, as in the cir-


Fig. 17.1 Conventional single-phase full-wave rectifier, with dc-side $L-C$ liter.
cuit of Fig. 17.1, In this application, the $L-C$ filter is required to filter the conducted electromagnetic interference (EMI) generated by the converter. The inductor and capacitor element values are typically small in value, and $v(t)$ is approximately a rectified sinusoid. More generally, there may be several sections of $L-C$ filter networks, connected to both the de and ac sides of the diode rectifier, which filter EMI, smooth the de output vollage, and reduce the ac line current harmonics.

The presence of any filter degrades the ac current waveform of the rectifier. With no reactive elements ( $Z=0$ and $C=0$ ), the rectifier presents a purcly resistive load to the ac input. The output voltage $v(t)$ is then a recified sinusoid, there are no ac line current harmonics, and the power factor is unity. Addition of reactive elements between the rectifier diodes and the load leads in general to ac line curtent harmonics. Given that such a filter is necessary, one might ask what can be done to keep these harmonics as small as possible. In this section, the dependence of the ac line curreat total harmonic distortion on the filter parameters is described.

The circuit of Fig. 17.1 generates odd harmonics of the ac line voltage in the ac line current. The dc oupput voltage contains dc and even harmonics of the ac line voltage. The circuit exhibits several modes of operation, depending on the relative values of $L, C$, and $R$. It is easiest to understand these modes by considering the limiting cases, as follows.

### 17.1.1 Continuous Conduction Mode

When the inductor $L$ is very large, then the inductor curent $i_{L}(t)$ is essentially constant. This follows from the inductor definition $v_{L}(t)=L d i_{L}(t) / d t$. For a given applied inductor voltage waveform $v_{L}(t)$, the slope $d d_{L}(t) / d t$ can be made arbitrarily small by making $L$ sufficienily large. In the limiting case where $L$ is infinite, the slope $d i_{L}(t) d t$ becomes zero, and the inductor current is constant dc. To provide a path for the constant inductor to flow, at least two of the rectifier diodes must conduct at any given instant in time. For the circuit of Fig. 17.1, diodes $D_{1}$ and $D_{3}$ conduct when the ac line voltage $v_{g}(t)$ is positive, and $D_{2}$ and $D_{4}$ conduct when $v_{g}(t)$ is negative. The ac line current waveform is therefore a square wave, with $i_{g}(t)=i_{L}(t)$ when $v_{g}(t)$ is positive, and $i_{g}(t)=-i_{L}(t)$ when $v_{g}(t)$ is negative. The diode conduction angle $\beta$, defined as the angle through which one of the diodes conducts, is equal to $180^{\circ}$ in CCM .

The rms value of a square wave is equal to its peak value $I_{p k}$, in this case the de load current. The fundamental component of a square wave is equal to $4 I_{p k} / \pi$. The square-wave contains odd harmonics which vary as $1 / n$. The distotion factor is therefore

$$
\begin{equation*}
\text { distortion factor }=\frac{I_{1}, \frac{m a s}{}}{I_{\mathrm{mis}} s}=-\frac{4}{\pi \sqrt{2}}=90.0 \% \tag{17.1}
\end{equation*}
$$

The total hammonic distortion is


Fig. 17.2 Typical ac line current and voltage waveforms, continuous conduction mode. $f_{0} / f_{f}=5, Q=0.25$.

$$
\begin{equation*}
\mathrm{THD}=\sqrt{\left(\frac{1}{\text { distartion factor }}\right)^{2}-1}=48.3 \% \tag{17.2}
\end{equation*}
$$

So the limiting case of the large inductor leads to some significant harmonic distortion, although it is not as bad as the peak detection rectifier case. Since the square wave is in phase with the ac inpul voltage, the displacement factor is unity, and hence the power factor is equal to the distortion factor.

Whenever the inductor is sufficiently large, the rectifier diodes conduct continuously (i.e., there is no time interval in which all four diodes are reverse-biased). This is called the contimuous conduction mode ( CCM ). A typical ac line curent waveform is ploted in Fig. 17,2 for a linite but large value of $L$. It can be seen that the ac line curtent is discontinuous at the ac line voltage zero crossing, as in the squarewave limiting case. Some ringing is also present. This waveform contains a total harmonic distortion of approximately $29 \%$.

### 17.1.2 Discontinuous Conduction Mode

The opposite casc occurs when the inductor is very small and the capacitor $C$ is very large. This is the peak detector circuit. In the limit as $L$ goes to zero and $C$ goes to infinity, the ac line current approaches a string of delta (impulse) functions that coincide with the peaks of the sinusoidal input voltage waveform. It can be shown that, in this limiting case, the THD becomes infinite while the distortion factor and power factor become zero. Of course, in the practical case the current is not infinite; nonetheless, large 'HD with low power factor is quite possible. The diodes conduct for less than one-half of the ac line period, and hence $\beta<180^{\circ}$ in DCM.

Whenever the capacitor is large and the inductor is small, the rectifier tends to "peak detect," and the rectifier operates in the discontinuous conduction mode (DCM). There exist time intervals of nonzero length where all four rectifier diodes are reverse-biased. A typical set of waveforms is plotred ith Fig. 17.3, where the capacitor is large but finite, and the inductor is small but nonzero. The ac line voltage and the value of the load resistance are the same as in Fig. 17.2 , yet the peak current is substantially larger. The THD for this waveform is $145 \%$, and the distortion factor is $57 \%$.


Fig. 17.3 Typical ac line cument and voltage waveforms, discontinuous conduction mode. $f_{0} / f_{f}=8.4, Q=121$.

### 17.1.3 Behavior When $C$ is Large

A variety of authors have discussed the solution of passive rectifier circuits; several works are listed in the references [8-15]. Analysis of even the simple circuit of Fig. 17.1 is surprisingly complex. For the case when $C$ is infinite, it was shown in [8] that the rectifier waveshapes can be expressed as a function of a single dimensionless parameter $K_{L}$, defined as

$$
\begin{equation*}
K_{L}=\frac{2 L}{R T_{L}} \tag{17.3}
\end{equation*}
$$

where $T_{L}=1 / f_{L}$ is the ac line period. Equation (17.3) is of the same form as Eq. (5.6), used to define the dimensionless parameter $K$ which govems the DCM behavior of PWM converters. Figure 17.4 illustrates the behavior of the single-phase rectifier circuit of Fig. 17.1, as a function of $K_{L}$ and for infinite $C$ [8]. When $K_{L}$ is greater than approximately 0.1 , the recifier operales in $C \mathrm{CM}$, with waveforms similar to those in Fig. 17.2.

The voltage conversion ratio $M$ is defined as

$$
\begin{equation*}
M=\frac{V}{V_{t n}} \tag{17,4}
\end{equation*}
$$

where $V_{n}$ is the peak value of the sinusoidal ac input voltage. In CCM , the output voltage is ideally independent of load, with $M=2 / \pi$. Addition of ac-side inductance can cause the output voltage to exhibit a dependence on load current. The total harmonic distortion in CCM is nearly constant and equal to the value given by Eq. (17.2).

Near the boundary between CCM and DCM, the fundamental component of the line current significantly lags the line voltage. The displacement factor reaches a minimum value slightly less than $80 \%$, and power factors between $70 \%$ and $80 \%$ are observed.

For $K_{L} \& 0$.I, the rectifier operates heavily in DCM, as a peak-detection rectifier. As $K_{L}$ is decreased, the displacement factor approaches unity, while the THD increases rapidly. The power factor is dominated by the distortion factor. The output voltage becomes dependent on the load, and hence the rectificr cxhibits a small but nonzero output impedance.

For $K_{I}$ less than approximately 0.05 , the wavefoms are unchanged when some or all of the inductance is shifted to the ac side of the diode bridge. Figure 17.4 therefore applies to rectifiers contain-


Fig. 17.4 Diode conduction angle $\beta$, displacement factor, power factor, conversion ratio, and total harmonic distortion of the rectifier circuit of Fig. 17.1, with infinite capacitance.
ing both ac-side and dc-side inductance, provided that the circuit operates sufficiently deeply in DCM. The parameter $K_{L}$ is computed according to Eq. (17.3), with $L$ taken to be the total ac-side plus dc-side inductance. A common example is the case where the circuit contains no physical discrete inductor; the performance is then determined by parasitic elements such as the capacitor equivalent series inductance, the inductance of the utility distribution wiring, and transformer leakage inductances.

### 17.1.4 Minimizing THD When $C$ is Small

Let us now consider the performance of the second case, in which the inductor and capacitor are small and are intended solely to prevent load-generated EMI from reaching the ac line. In this case, dc-side filtering of the low-frequency even voltage harmonics of the ac line frequency is not necessary. The filter can be characterized by a comer frequency $f_{0}$, characteristic impedance $R_{0}$, and $Q$-factor, where

$$
\begin{align*}
& f_{0}=\frac{1}{2 \pi \sqrt{L C}} \\
& R_{0}=\sqrt{\frac{L}{C}}  \tag{17.5}\\
& Q=\frac{R}{R_{0}} \\
& f_{p}=\frac{1}{2 \pi R C}=\frac{f_{0}}{Q}
\end{align*}
$$

To obtain good filtering of the EMI, the corner frequency $f_{0}$ should be selected to be sufficiently low. Howewer, as can be seen from Eq. (17.5), reducing the value of $f_{0}$ requires increasing the values of $L$ and/or $C$. As described above, it is undesirable to choose either element value too large, because large distortion results. So $f_{0}$ should not be too low, and there is a limit to the amount of filtering that can be obtained without significantly distorting the ac line curtent waveform.

How low can $f_{0}$ be? Once $f_{0}$ is chosen, how should $L$ and $C$ be chosen such that THD is minimized? We might expect that THD is increased when the phase of the filter input impedance $-Z_{i}(j \omega)$, evaluated at the second harmonic of the line frequency or $2 f L$, differs significantly from $0^{\circ}$. When the zero crossings of the voltage and current waveforms do not coincide, then diode switching distorts the corrent waveform. To a lesser extent, input impedance phase shift at the higher-order even harmonic frequencics of the ac line frequency should also affect the THD. The input impedance $Z_{i}(s)$ contains two zeroes at frequency $f_{0}$, and a pole at trequency $f_{p}=f_{0} / \rho$. To obtain small phase shift at low frequency, $f_{0}$ must be sufficiently large. In addition, $Q$ must be neither too small nor too large: small $Q$ canses the ceroes at $f_{0}$ to introduce low-frequency phase shift, while large $Q$ causes the pole at $f_{p}$ to occur at low frequency.

An approximate plot of THD ws, the choice of $f_{0}$ and $Q$ is given in Fig. 17.5. It can be seen that there is an optimum choice for $Q$ : minimum THD occurs when $Q$ lies in the range 0.5 to 1 . A typical waveform is plotted for the choice $f_{0} / f_{L}=10, Q=1$, in Fig. 17.6. The THD for this waveform is $3.6 \%$, and the distortion factor is $99.97 \%$.

Small $Q$ comesponds to CCM operation, with large $L$ and small $C$. In the extreme case as $Q \rightarrow 0$, the ac line cument tends to a square wave with THD $=48 \%$. Large $Q$ corresponds to DCM operation, with small $L$ and large $C$. In the extreme case as $Q \rightarrow \infty$, the ac line current tends to a string of delta functions with THD $\rightarrow \infty$. The optimum choice of $Q$ leads to operation near the CCM-DCM boundary, such that the ac line current waveform contains neither step changes nor subintervals of zero cutrent.

In the case when the load resistance $R$ varies over a wide range of values, it may be difficult to optimize the circuit such that low THD is always obtained. It can be seen that increasing $f_{0} / f_{L}$ leads to low THD for a wider range of load resistance. For example, when $f_{0}=5 f_{L}$, , $\mathrm{HD} \leq 10 \%$ can be obtained only for $Q$ between approximately 0.6 and 1.5 , which is a $2.5: 1$ range of load resistance variations. If the


Fig. 17.5 Approximate total harmonic distortion of the single-phase diode rectifier with de-side $L-C$ filter.


Fig. 17.6 Typical ac line current and voltage waveforms, near the boundary between continuous and discontinuous modes and with small de filter capacitor: $f_{0} / f_{f_{0}}=10, Q=1$.
filter cutoff frequency $f_{0}$ is increased to $20 f_{l}$, then THD $\leq 10 \%$ is obtained for $Q$ between approximately 0.15 and 7 , or nearly a $50: 1$ range of resistance variations. In most cases, maximum harmonic limits are enforced only at full load, and hence it is possible to design with relatively low values of $f_{0} / f_{L}$ if desired.

### 17.2 THE THREE-PHASE BRIDGE RECTIFIER

A basic full-wave three-phase uncontrolled rectifier with LC output filter is shown in Fig. 17.7. Its behavior is similar to the single-phase case, in that it exhibits both continuous and discontinuous conduction modes, depending on the values of $L$ and $C$. The rectifier generates odd non-triplen harmonics in the ac line current. So the ac line current may contain $1^{\text {st }}, 5^{\text {th }}, 7^{\text {th }}, 11^{\text {th }}, 13^{\text {th }}$, etc. harmonics. The de output may contain dc and even triplen harmonics: $0,6,12,18$, etc.

In the basic circuit of Fig. 17.7, no more than two of the six diodes can conduct during each interval, and hence the line curment waveforms must contain intervals of nonzero length during which the current is zero. Unlike the single-phase case, the ac line current waveform must contain distortion even when the ifter elements are removed.

### 17.2. Continuous Conduction Mode

In the continuous conduction mode, each ac line current is nonzero for 120 degrees out of each line halfcycle. For the remaining 60 degrecs, the current is zero. This mode occurs when the inductance $L$ is suf-


Fig. 17.7 Basic uncontrolled $3 \varnothing$ bridge rectifier circuit, with de-side $L-C$ filter.

Fig. 17.8 Ac line current waverorm $i_{u}(t)$, for the case when inductor $L$ is large. The phase is drawn with respect to the zero crossing of the line-to-nentral voltage $v_{\text {om }}(t)$.

ficiently large, as well as when the filter elcments $L$ and $C$ are removed entirely.
In the limit, when $L$ is very large, then the cument $i_{i}(t)$ is essentially constant. The current in phase $a, i_{n}(t)$, is then as shown in Fig. 17.8. It can be shown that the Fourier series for this waveform is

$$
\begin{equation*}
i_{a}(t)=\sum_{n=1,5,11 \ldots . . .}^{\infty} \frac{4}{n \pi} l_{L} \sin \left(\frac{n \pi}{2}\right) \sin \left(\frac{n \pi}{3}\right) \sin (n \omega t) \tag{17.6}
\end{equation*}
$$

which is similar to the spectrum of the square wave of the single-phase case, but with the triplen harmonics missing. The THD of this waveform is $31 \%$, and the distortion factor is $3 / \pi=95.5 \%$. As in the case of the square wave, the amplitude of the odd nontriplen $n^{\text {th }}$ harmonic is ( $1 / n$ ) times the fundamental amplitude. So this waveform contains $20 \%$ fifth harmonic, $14 \%$ seventh harmonic, $9 \%$ eleventh harmonic, etc. lt is interesting that, in comparison with the square-wave single-phase case, the missing $60^{\circ}$ in the threephase case improves the THD and power factor, by removing the triplen harmonics.

With a less-than-infinite value of inductance, the output ripple causes the ac line currents to be rounded, as in the typical waveform of Fig. 17.9. This waveform has a $31.9 \%$ THD, with a distortion factor that is not much different from the waveform of Fig. 17.8.


Fig. 17.9 Continuous conduction mode ac line-neutral voltages and phase a current, for a moderate value of inductance.

### 17.2.2 Discontinuous Conduction Mode

If the inductance is further reduced, then the three-phase rectifier enters the discontinuous conduction mode. The rectifier then begins to peak-detect, and the current waveforms become narrow pulses of high amplitude, occuring near the peaks of the line-line voltages. The phase $a$ line current $i_{a}(t)$ contains two positive and two negative pulses, at the positive and negative peaks of the line-line voltages $v_{\sigma b}(t)$ and $v_{n e}(t)$. As in the single-phase case, the total harmonic distortion becomes quite large in this case, and the


Fig. 17.10 Discontinuous conduction mode ac lime-ncutral voltages and phase $a$ current.
power factor can be significantly degraded.
A typical wavetorm is given in Fig. 17.10. This waveform has a THD of $99.3 \%$, and a distortion factor of $71 \%$. This would be considered unacceptable in high-power applications, except perhaps at light load.

### 17.3 PHASE CONTROL

There are a wide variety of schemes for controlling the de outpur of a 39 rectifier using thyristors [1,2]. The most common one is shown in Fig. 17.11, in which the six diodes of Fig. 17.7 are replaced by silicon controlled rectifiers (SCRs). Typical waveforms are given in Fig. 17.12, for large de-side filter inductance.

If $Q_{1}$ were an uncontrolled diode, it would conduct whenever the line-to-line voltage $v_{a b}$ or $v_{a c}$ is the largest in magnitude of the six line-line voltages $v_{c b}, v_{b c}, v_{c c a}, v_{b c}, v_{d d}$, and $v_{c a}$. This occurs for $120^{\circ}$ of each cycle, beginning at the point where $v_{a b}=v_{\text {ch }}$. In Fig. 17.12, this occurs at oft $=60^{\circ}$. The output voltage of the controlled rectifier is controlled by delaying the firing of $Q_{1}$ by an angle $\alpha$, such that $Q_{1}$ begins conducting at $\omega t=60^{\circ}+\alpha$. This has the effect of reducing the dc oulput voltage.

There can be no de component of voltage across inductor $L$. Hence, in steady-state, the dc component of the recififer output voltage $v_{R}(t)$ must equal the de load voltage $V$. But $v_{R}(t)$ is periodic, with period equal to six times the ac line period (or $60^{\circ}$ ). So the de component of $v_{R}(t)$ can be found by Fourier analysis, and is equal to the average value of $v_{R}(t)$. Over one $60^{\circ}$ interval, for example $\left(60^{\circ}+\alpha\right) \leq \omega t \leq\left(120^{\circ}+\alpha\right), v_{R}(t)$ follows the line-line voltage $v_{u b t}(t)=3 V_{s t} \sin \left(\omega t+30^{\circ}\right)$. The average is therefore


Fig. 17.11 Basic controlled $\mathbf{3 \phi}$ bridge rectifier circuit, with dc-side $L-C$ fitter.

Fig. 17.12 Waveforms for the controlled rectifier of Fig. 17.11, with large de filter inductance.


$$
\begin{align*}
V & =\frac{3}{\pi} \int_{3 C^{\circ}+\alpha}^{\pi m^{2}+\alpha,} \sqrt{3} V_{m} \sin \left(\theta+30^{\circ}\right) d \theta  \tag{17.7}\\
& =\frac{3 \sqrt{2}}{\pi} V_{L L L \pi} \cos \alpha
\end{align*}
$$

Where $V_{L-L r m s}$ is the rms line-to-line voltage. This equation is plotted in Fig. 17.13. It can be seen that, if it is necessary to reduce the do output voltage to values close to zero, then the delay angle $\alpha$ must be

Fig. 17.13 Variation of the de ontput voltage $V$ with delay angle $\alpha$, for the phase-controlled circuit of Fig. 17.11.

increased to close to $90^{\circ}$. With a small inductance, the controlled rectifier can also operate in discontinuous conduction mode, with modified output wolage characteristics.

### 17.3.1 Inverter Mode

If the dc load is capable of supplying power, then it is possible for the direction of power flow to reverse. For example, consider the three-phase controled rectifiet circuit of Fig. 17.14. The resistive load is replaced by a voltage source and thevenin-equivalent resistance, capable of either supplying or consumting power. The de load power is equal to $V I_{L}$, which is positive (rectifier mode) when both $V$ and $I_{L}$ are positive. The thyristor is a unidirectional-current switch, which cannot conduct negative curtent, and hence $I_{L}$ must always be positive. However, it is possible to cause the output voltage $V$ to be negative, by increasing the delay angle $\alpha$. The dc load power $V_{L}$ then becomes a negative quantity (inverter mode), meaning that power flows from the de load into the 3qac system.

Provided that the de-side filter inductance $L$ is sufficiently large, then Eq. (17.7) is valid even when the delay angle $\alpha$ is greater than $90^{\circ}$. It can be seen in Fig. 17.13 that the do output voltage $V$ becomes negative for $\alpha>90^{\circ}$, and hence the power flow indecd reverses. Delay angles approaching $180^{\circ}$ are possible, with the maximum angle limited by commutation of the thyristor devices.

### 17.3.2 Harmonics and Power Factor

Let us next consider the harmonic content and power factor of the phase-controlled rectifier with large inductance. Comparison of the line current waveform of Fig. 17.12 with that of the uncontrolled rectifier (Fig. 17.8) reveals that the waveshapes are identical. The oniy difference is the phase lag $\alpha$ present in the phase-controlled rectifier. This has the effect of shifting the fundamental component of current (and the harmonics as well) by angle $\alpha$. The Fourier series is therefore

$$
\begin{equation*}
i_{u}(t)=\sum_{n=1.5, u, \ldots}^{n} \frac{4}{n \pi} I_{L} \sin \left(\frac{n \pi}{2}\right) \sin \left(\frac{n \pi}{3}\right) \sin (n(n)-n x) \tag{17.8}
\end{equation*}
$$

Hence the harmonic amplitudes are the same (the fifth harmonic amplitude is $20 \%$ of the fundamental, etc.), the THD is agais $31 \%$, and the distortion factor is again $95.5 \%$. But there is phase lag in the fundamental component of current, which leads 10 a displacenent factor of $\cos (\alpha)$. The power factor is therefore


Fig. 17.14 If the load is capable of supplying power, then the 39 bridge circuit functions as an inverter for $V<0$ and $\alpha>90^{\circ}$.

Fig. 17.15 Fundamental component complex power diagram for the 30 bridge circuit operating in rectifier mode.


$$
\begin{equation*}
\text { power factor }=0.955|\cos (\alpha)| \tag{17.9}
\end{equation*}
$$

which can be quite low when the dc output voltage $V$ is low.
It is at first somewhat puzzling that the introduction of phase control can cause the fundamental current to lag the voltage. Apparently, the rectifier consumes reactive power equal to

We normally associate lagging current and the consumption of reactive power with inductive energy storage. But this is not what is happening in the rectifier; indeed, the inductor and capacitor can be removed entirely from the rectifier circuit, and a lagging fundamental current is still obtained by phase control. It is simply the delay of the switching of the rectifiers that causes the current to lag, and no energy storage is involved. So two mechanisms cause the phase-controlled rectifier to operate with low power factor: the lagging fundamental component of current, and the generation of current harmonics.

Equation (17.10) can be further interpreted. Note that the de output power $P$ is equal to the dc inductor cunent $I_{L}$ times the de output volage $V$. By use of Eq . (17.7), this can be written

$$
\begin{equation*}
P=I_{L} \frac{3 \sqrt{2}}{\pi} V_{i-L, \operatorname{mes}} \cos \mathrm{c} \tag{17.11}
\end{equation*}
$$

Comparison of Eqs. (17.10) and (17.11) reveals that the rectifier fundamental volt-amperes can be expressed using the conventional concepts of complex power $S=P+j Q$, where $P$ is the real (average) power consumed and $Q$ is the fundamental reactive power consumed. The complex power phasor diagram, treating the fundamental components only, is illustrated in Fig. 17.15.

### 17.3.3 Commutation

Let's consider next what happens during the switching transitions. In the phase-controlled rectifier circuit of Fig. 17.16, the dc-side inductor $L_{d}$ is large in value, such that its current ripple is negligible. Inductors $L_{a}, L_{b}$, and $L_{c}$ are also present in the ac lines; these may be physical inductors of the rectifier circuit, or they may represent the source impedance of the power system, typically the leakage inductances of a nearby transformer. These inductors are relatively small in value.

Consider the switching transition illustrated in Fig. 17.17. Thyristors $Q_{3}$ and $Q_{5}$ initially conduct. At time $t_{c 1}$, thyristor $Q_{1}$ is gated on, and the de current $i_{L}$ begins to shift from $Q_{3}$ to $Q_{1}$. The ac line currents $i_{a}(t)$ and $i_{c}(t)$ cannot be discontinuous, since inductors $L_{a}$ and $L_{c}$ are present in the lines. So dur-


Fig. 17.16 Controlled $3 \phi$ rectifer circuit, with small ac-side inductances.
ing the interval $t_{c: 1}<t<t_{c 2}$, thyristors $Q_{1}$ and $Q_{3}$ both conduct, and the voltage $v_{a c}{ }^{\prime}$ is zero. Volage is applied across inductors $L_{a}$ and $L_{c}$, causing their currents to change; for successful commutation, sufficient volt-seconds must be applied to cause the currents to change from $i_{L}$ to zero, and vice versa. Any stored charge that remains in thyristor $Q_{3}$ when current $i_{i}(t)$ reaches zero must also be removed, and hence $i_{c}(t)$ actually continues negative as discussed in Chapter 4 . When the reverse recovery process of $Q_{3}$ is complete, then $Q_{3}$ is finally in the off-state, and the next subinterval begins with the conduction of thyristors $Q_{1}$ and $Q_{5}$.

The commutation process described above has several effects on the converter behavior. First, it can be seen that the thytistor bridge dc-side voltage $v_{d}(t)$ is reduced in value during the commutation interval. Hence, its average value $\left\langle v_{d}\right\rangle$ and the dc output voltage $V$ are reduced. The amount of reduction is dependent on the de load current: a larger de load current tcads to a longer commutation interval, and hence to a greater reduction in $\left\langle v_{d}\right\rangle$. So the rectifier has an effective output resistance. Second, the maximum value of the delay angle $\alpha$ is limited to some value less than $180^{\circ}$. If $\alpha$ exceeds this limit, then insufficient volt-seconds are avalable to change inductor curtent $i_{c}(t)$ from $i_{L}$ to zero, leading to commutation failure. Third, when the rectifier ac-side inductors are small or zero, so that $L_{a}: L_{b}$, and $L_{\mathrm{c}}$ represent

Fig. 17.17 Switching transition waveforms, for the rectifier of Fig. 17.16.


Fig. 17.18 Notching of the ac line-line voltage waveforms during the commutation intervals.

essentially only the power system source impedance, then commutation causes significant notching of the ac voltage waveforms (Fig. 17.18) at the point of common coupling of the rectifier to the power system. Other elements connected locally to the power system will experience voltage distortion. Limits for the areas of these notches are suggested in IEEE/ANSI standard 519.

### 17.4 HARMONIC TRAP FILTERS

Passive filters are often employed to reduce the current harmonics generated by rectifiers, such that harmonic limits are met. The filter network is designed to pass the fundamental and to attenuate the significant harmonics such as the fffth, seventh, and perhaps several higher-order odd nontriplen harmonics. Such filters are constructed using resonant tank circuits tuned to the harmonic frequencies. These networks are most commonly employed in balanced three-phase systems. A schematic diagram of one phase of the filter is given in Fig. 17.19.

The ac power system is modeled by the thevenin-equivalent network containing voltage source $v_{s}$ and impedance $Z_{s}^{\prime}$. Impedance $Z_{s}$ " is usually inductive in nature, although resonances may occur due to nearby power-factor-correction capacitors. In most tilter networks, a serjes inductor $L_{s}{ }^{\prime}$ is employed; the filter is then called a harmonic trap filter. For purposes of analysis, the series inductor $L_{s}^{\prime}$ can be lumped into $Z_{s}{ }^{r}$, as follows:

$$
\begin{equation*}
Z_{s}(s)=Z_{s}^{\prime}(s)+s L_{s}^{\prime} \tag{17.12}
\end{equation*}
$$

The rectifier and its current harmonics are modeled by current source $i_{r}$. Shunt impedances $Z_{1}, Z_{2}, \ldots$ are


Fig. 17.19 A harmonic trap filter. One phase is illustrated, on a line-to-neutral basis.
tuned such that they have low impedance at the harmonic frequencies, and hence the harmonic currents tend to flow through the shunt impedances rather than into the ac power system.

The approximate algebra-on-the-graph method described in Chapter 8 is used here to construct the filter transfer function, in terms of impedance $Z_{s}$ and the shunt impedances $Z_{1}, Z_{2}, \ldots$. This approach yields a simple intuitive understanding of how the filter operates. Since the harmonic frequencies are close in value, the pole and zero frequencies of the filter are never well separated in value. So the approximate algebra-on-the-graph method is, in general, not sufficiently accurate for the complete design of these filters, and the pole frequencies must be found by numerical methods. A typical design approach might involve estimating element values using the algebra-on-the-graph method, then refining the values using a computer simulation package.

The filter transfer function $H(s)$ is given by the current divider ratio

$$
\begin{equation*}
H(s)=\frac{i_{\xi}(s)}{i_{r}(s)}=\frac{Z_{1}\left\|Z_{2}\right\| \cdot \cdot}{Z_{s}+Z_{1}\left\|Z_{\underline{2}}\right\| \cdots} \tag{17.13}
\end{equation*}
$$

As discussed in Chapter 8, another way to write this transfer function is

$$
\begin{equation*}
H(s)=\frac{i_{s}(s)}{i_{s}(s)}=\frac{Z_{s}\left\|Z_{1}\right\| Z_{2} \| \cdots}{Z_{s}} \tag{17.14}
\end{equation*}
$$

So we can construct $H(s)$ by first constructing the parallel combination $Z_{s}\left\|Z_{1}\right\| Z_{2} \| \ldots$, then dividing by the total line impedance $Z_{s}$. It can be shown that, if $Z_{s}(s)$ contains no poles, then the rumerator of $H(s)$ is the product of the zerces of the shunt impedances $Z_{1}, Z_{2}, \ldots$. . So this graphical method yields the exact zeroes of $H(s)$, which coincide with the series resonances of the shunt impedances. But the poles of $H(s)$, which arise from parallel resonances in the filter, require more work to compute.

Let us first consider the simple case illustrated in Fig. 17.20, where $Z_{1}$ consists of a series resonant circuit tuned to eliminate the fifth harmonic, and $Z_{s}$ is composed of a single inductor $L_{s}$. Construction of the impedance of a series resonant network is described in Chapter 8. The $\left\|Z_{1}\right\|$ asymptotes follow the capacitor impedance magnitude $1 / \omega C_{1}$ at low frequency, and the inductor impedance magnitude $\omega L_{1}$ at high frequency. At the resonant frequency, $\left\|Z_{1}\right\|$ is equal to $R_{1}$. The asymptotes for $\left\|Z_{1}\right\|$ are constructed in Fig. 17.21(a).

Figure 17.21 (a) also illustrates the impedance magnitude $\left\|Z_{y}\right\|=\omega L_{s}$, as well as construction of

Fig. $\mathbf{1 7 . 2 0}$ Simple hammonic trap filter example, containing a series resonant trap tuned to the fofth harmonic, and inductive line impedance.



Fig. 17.21 Construction of approximate frequency response using the algebra-on-the-graph method: (a) impedance asymptotes, (b) transfer function asymptotes $\|H\|$.
the approximate asymptotes for the parallel combination $\left(Z_{s} \| Z_{1}\right)$. Recall that, to construct the approximate asymptotes for the parallel combination, we simply select the smaller of the $Z_{s}$ and $Z_{1}$ asymptotes. The result is the shaded set of asymptotes shown in the figure: the parallel combination follows $\omega L_{s}$ at low frequency, and $\left\|Z_{1}\right\|$ at high frequency. Note that, in addition to the intended series resonatce at frequency $f_{1}$, a parallel resonance occurs at frequency $f_{p}$.

The filter transfer function $\|H(s)\|$ is now constructed using Eq. (17.14), As illustrated in Fig. $17.21(\mathrm{~b}),\|H(s)\|=1$ at low frequencies where both the numerator and the denominator of Eq. (17.14) are equal to $\omega L_{j}$. The parallel resonance al frequency $f_{p}$ leads to resonant poles and peaking in $\|H(s)\|$. The resonance at frequency $f_{i}$ leads to resonant zeroes and atenuation in $\|H(s)\|$. At high frequency, the gain is $L_{1} /\left(L_{1}+L_{3}\right)$.

So if we want to atrenuate fifth harmonic currents, we should choose the element values such that the series resonant frequency $f_{1}$ coincides with the fifth harmonic frequency. This frequency is sim-


Fig. 17.22 Construction of approximate frequency response tor a harmonic trap filter that attenuates the fiftli, seventh, and eleventh hamonics: (a) impedance asymptotes, (b) transfer function asymptotes.
ply the resonant frequency of the shunt impedance $Z_{1}$, or

$$
\begin{equation*}
f_{1}=\frac{\omega_{1}}{2 \pi}=\frac{1}{2 \pi \sqrt{L_{1} C_{1}}} \tag{17.15}
\end{equation*}
$$

In addition, care must be exercised regarding the parallel resonance. Since no three-phase system is exactly balanced, smali amounts of third harmonic cuments always occur. These currents usually have negligible effect; however, the parallel resonance of the harmonic trap filter can increase their magnitudes significautly. Even worse, the $Q$-factor of the parallel resonance, $Q_{p}$, is greater than the series-resonance $Q$-factor $Q_{1}$.

The filter circuit of Fig. 17.20 is simple enough that an exact analysis can be performed easily. The exact transfer function is

$$
\begin{equation*}
H(s)=\frac{\left.\left(1+\frac{s}{\omega_{1} Q_{1}}+\left(\hat{\omega}_{1}^{s}\right)^{\prime}\right)^{2}\right)}{\left(1+\frac{s}{\omega_{p} Q_{p}}+\left(\frac{s}{\omega_{p}}\right)^{2}\right)} \tag{i7.16}
\end{equation*}
$$

where

$$
\begin{gathered}
f_{1}=\frac{\omega_{1}}{2 \pi}=\frac{1}{2 \pi \sqrt{L_{1} C_{1}}} \\
Q_{1}=\frac{1}{R_{1}} \sqrt{\frac{L_{1}}{C_{1}}}
\end{gathered}
$$

$$
f_{P}=\frac{\omega_{p}}{2 \pi}=\frac{1}{2 \pi \sqrt{\left(L_{1}+L_{j}\right) C_{i}}}
$$

$$
Q_{p}=\frac{1}{R_{1}} \sqrt{\frac{\left(L_{1}+L_{x}\right)}{C_{1}}}
$$

The resonant zeroes do indeed appcar at the scries resonant frequency, while the parallel resonance and its associated resonant poles appear at frequency $f_{p}$ determined by the series combination of $L_{1}$ and $L_{p}$.

To attenuate several harmonics-for example, the fifth, seventh, and eleventh-series resonant networks can be tuned to provide resonant zeroes at each. A circuit is given in Fig. 17.22(a), with the impedance asymptotes of Fig. 17.22(b). The resulting approximate || $H(s) \|$ is given in Fig. 17.22(c). It can be seen that, associated with each scries resonance is a parallel resonance. Each parallel resonant frequency should be chosen such that it is not significantly excited by harmonics present in the network.

The filter transfer function can be given high-frequency single-pole rolioff by addition of a bypass resistor $R_{b p}$, as illustrated in Fig. 17.23(a). Typical impedance and transfer function asymptotes for this network are constructed in Fig. 17,24. The bypass resistor allows some additional attenuation of the higher-order harmonics, without need for series resonant traps tuned to each harmonic. The network of Fig. 17.23(a) is sometimes called a "high pass" network, because it allows high-frequency curtents to flow through the shust branch. But it causes the overall fitter transfer function $H(s)$ to reject high frequencies. A simple harmonic trap filter that contains series resonances that can be tuned to the fifth and

Fig. 17.23 Addition of bypass resistor $R_{b p}$, a a series resonant network, to obtuin a high-fieguency rolloff characteristie: (a) basic circuit, (b) addition of blocking capacitor $C_{i}$ to reduce power consumption at the fundamental frequency.



Fig. 17.24 Construction of approximate frequency response for a harmonic trap filter conaining bypass resistor: (a) inmedance asymptotes, (b) transfer function asymptotes.
seventh harmonics, with a single-pole rolioll to attenuate higher-order harmonics such as the eleventh and thirteenth, is illustrated in Fig. 17.25.

Power loss in the bypass resistor can be an issuc: since $R_{b p}$ is not part of the resonant network, significant fundamental ( 50 Hz or 60 Hz ) currents can flow through $R_{b p}$. The power loss can be reduced by addition of blocking capacitor $C_{6}$ as illustrated in Fig. 17.23 (b). This capacitor is chosen to increase the impedance of the $R_{b p}-C_{b}$ leg at the fundamental frequency, but have negligible effect at the higher-

Fig. 17.25 A harmonic trap filter contaning series resonances tuned to the fifth and seventh harmonics, and high-frequency rolloff characteristic.

order harmonic frequencies.
The harmonic trap filter network can also supply significant reactive power to the rectifier and power system. As given by Eq. (17.10), the rectifier fundamental curent lags the voltage, and the rectifier consumes reactive power. As seen in Fig. 17.22 (a), the impedances of the series resonant tank networks are dominated by their capacitor asymptotes at low frequency. Hence, at the fundamental frequency, the filter impedance reduces to an equivalent capacitor, equal to the parallel combination of the tank capacitors. The current through this capacitance lcads the ac line voltage, and hence as mentioned in the previous chapler, the capacitor is a source of reactive power.

### 17.5 TRANSFORMER CONNECTIONS

A final conventional approach to reducing the input hamonics of three-phase rectifiers is the use of phase-shifting translormer circuits. With these schemes, the low-order harmonics, such as the fifth and seventh, can be elimitated. The remaining harmonics are smaller in magnitude, and also are easier to filter.

The rectifier circuit of Fig. 17.7 is known as a six-puise rectifter because the diode output voltage waveform contains six pulses per ac line period. The output voltage ripple has a fundamental frequency that is six times the ac line frequency. As illustrated in Fig. 17.8, the ac line current waveforms contain three steps: at any given instant, $i_{d}(t)$ is equal to either $i_{L}, 0$, or $-i_{L}$. The spectrum of the cument waveform contains fundameutal and odd nontriplen harmonics ( $1,5,7,11,13, \ldots$ ), whose amplitudes vary as $1 / n$.

It is possible to shift the phase of the ac line voltage using three-phase transformer circuits. For example, in the delta-wye transformer circuit of Fig. 17.26, the transfomer primary windings are driven by the primary-side line-to-line voltages, while the transformer secondaries supply the secondary-side line-to-neutral voltages. In an ideal transformer, the secondary voltage is equal to the primary voltage multiplied by the tums ratio; hence, the phasor ropresenting the secondary voltage is in phase with the

Fig. 17.26 Three-phase delta-wye transformer connection: (a) circuit, (b) voltage phasor diagram.
(a)

(b)


Primary voltages


Fig. 17.27 Twelve-pulse rectifier: (a) circuit, (b) input phase $a$ current wavefoms.
primary voltage phasor, and is scaled in magnitude by the tums ratio. So in the delta-wye transformer connection, the secondary line-to-meutral voltages are in phase with the primary line-to-line voltages. In a balanced three-phase system, the line-to-line voltages are shifted in phase by $30^{\circ}$ with respect to the line-to-neutral voltages, and are increased in magnitude by a factor of $\sqrt{3}$. Hence the secondary line-toneutral voltages lag the primary line-to-neutral voltages by $30^{\circ}$. The wye-delta connection is also commonly used; this circuit causes the secondary voltages to lead the primary voltages by $30^{\circ}$. Many other more complicated transformer circuits are known, such as the zig-zag, forked-wye, and extended-delta connections, which can lead to phase shifts of any desired amount.

The $30^{\circ}$ phase shift of the delta-wye transformer circuit is used to advantage in the twelve-pulse rectifier circuit of Fig. 17.27(a). This circuit consists of two bridge rectifier circuits driven by 30 voltages
that differ in phase by $30^{\circ}$. The bridge rectifier outputs are connected in series to the de filter inductor and load. The total rectificr output voltage $v_{d}(t)$ has a fundamental frequency that is twelve times the ac line frequency. The input phase $a$ ac line current $i_{a}(t)$ is the sum of currents in three windings, and has the stepped waveshape illustrated in Fig. 17.27(b). It can be shown that this waveform contains Fourier componeuts at the fundamental frequency and at the $11^{\text {th }}, 13^{\text {th }}, 23^{\text {td }}, 25^{\text {th }}, \ldots$, harmonic frequencies, whose amplitudes vary as $1 / n$. Doing so is left as a homework problem. Thus, the twelve-pulse rectifier eliminates the $5^{\text {th }}, 7^{\text {th }^{2}}, 17^{\text {th }}, 19^{\text {th }}, \ldots$, hammonics.

An eighteen-pulse rectifier can be constructed using threc six-pulse bridge rectifiers, with transformer circuits that shift the applied voltages by $0^{\circ},+20^{\circ}$, and $-20^{\circ}$. A twenty-four pulse rectifier requires four six-pulse bridge rectifiers, fed by voltages shifted by $0^{\circ},+15^{\circ},-15^{\circ}$, and $30^{\circ}$. If $p$ is the pulse number, then the rectificr produces line cunent hamonics of number $n=p k \pm 1$, where $k=0,1,2$, $3, \ldots$. If the de current ripple can be neglected, then the magnitudes of the remaining curtent harmonics vary as $1 / n$. The dc-side harmonics are of number $p k$.

So by use of polyphase transformer connections and rectifier circuits having high pulse number, quite good ac line curtent waveforms can be obtained. As the pulse number is increased, the curent waveforms approaches a sinusoid, and contains a greater number of steps having smaller amplitude. The low-order harmonics can be climinated, and the remaining high-frequency harmonics are easily filtered.

### 17.6 SUMMARY

1. With a large de filter inductor, the single-phase full-wave tectifier produces a square-wave line current waveform, attaining a power factor of $90 \%$ and $48 \%$ THD. With smaller values of inductance, these figures are degraded. In the giscontinuous conduction mode, THD greater than $100 \%$, with power factors of $55 \%$ to $65 \%$ are typical. When the capacitance is large, the power factor, THD, displacement factor, and conversion ratio can be expressed as a function of only the dimensionless parameter $K_{L}$.
2. In the three-phase casc, the bridge rectifier with large de filter inductor produces a stepped waveform similar to the square wave, but missing the triplen harmonics. This waveform has $31 \%$ THD, and leads to a power lactor of $95.5 \%$. Reduced de inductor values again lead to increased THD and reduced power factor, and as $L$ tends to zero, the THD tends to intinity while the power factor tends to zero. In practice, the minimum effective series inductance is limited by the power system source inductance.
3. Witl a large de inductor, plase control does not influence the distortion tactor or THD, but does lead to a lagging fundamental current and decreased displacement factor. Phase-controlled rectifiers and inverters are consumers of reactive power.
4. If the load is capable of supplying power, then the phase-controlled rectifier can become an inverter. The delay angle a is greater than $90^{\circ}$, and the output voltage polarity is reversed with respect to rectifer operation. The maximum delay angle is limited by commutation failure to a value less than $180^{\circ}$.
5. Harmonic trap filters and multipulse-recilietpolyphase transformer circuits find application in highpower applications where their large size and weight are less of a consideration than their low cost. In the harmonic trap filter, series resonant tank circuits are tuned to the offending harmonic frequencies, and shunt the harmouic curents away from the utility power network. Parallel resonances may cause unwanted peaks in the filter transfer function. Operation of these filters may be understood using the alge-bra-on-the-graph method, and computer simulations can be used to refine the accuracy of the analysis or design. Rectifiers of higher pulse number can also yield improved current waveforms, whose harmonics are of high frequency and small amplitude, and are easily filtered.

## References

[1] G.K. Dubey, S.R. Dokadla, A. Joshi, and R.M.K. Sinha, Thymistorized Power Controllers, New Delhi: Wiley Eastern, Ltd., 1986.
[2] J. Vithayathil, Power Electronics: Principles and Applicatons, New York: McGraw-Hill, 1995.
[3] N. Mohan, T. Undeland, and W. Robbins, Power Electronics. Converters, Applications, ond Design, Second edition, New York: John Whley \& Sons, 1995.
[4] J. Pupps, "Phase-Shitting Transformers and Passive Hamonic Filters: Interfacing for Power Electronic Motor Drive Controllers," M.S. Thesis, University of Colorado at Denver, 1993.
[5] J. Kassakian, M. Schlecht, and G. Vergese, Principles of Power Elecfmonics, Massachusetts: AddisonWesley. 1991.
[6] J. Arrillaga, D. Bradley, and P. Bodger, Power System Harmonics, New York: Joha Wiley \& Soms, 1985.
[7] A. Domuan and E. Embriz-Santander, "A Summary and Evaluation of Recent Developments on Harmonic Mitigation Techniques Useful to Adjustable-Speed Drives," IEEE Transactions on Energy Conversion. Vol. 7, No. 1. pp. 64-71, March 1992.
[8] S. Freeland, "I A Unified Analysis of Converters with Resonath Switches, II. Input-Curent Shaping for Single-Phase Ac-dc Power Converters," Ph.D. Thesis, California Institute of Technology, 1988, Chapter 12.
[9] F.C. Schwarz, "A Time-Domain Analysis of the Power Factor for Rectifier Systems with Over- and Subcritical Inductance," IEEE Transactions on Industrial Electronics and Control Instrimentation, Vol. 20, No. 2, May 1973, pp. 61-68.
[10] S. B. Dewan. "Optimum Input and Output Filters for Single-Phase Rectifier Power Supply", IEEE Transactions on Industry Applications, Vol. 17, No. 3, May/June 1981, pp. 282-288.
[II] A. Kelley and W. F. Yadusky, "Rectifier Design for Minimum Line-Curent Harmonics and Maximum Power Factor;" IEEE Transacions on Power Elecronics, Vol. 7. No. 2, April 1992, pp. 332-341.
[12] A. W. Kliley and W. F. Yadusky, "Phase-Controlled Rectifier Line-Current Harmonics and Power Factor as a Function ol Firing Angle and Output Filter Inductance," IEEE Applied Power Electronics Conference. 1990 Proceedings, March 1990 . pp. 588-597.
[13] P. C. SEn, Thyristorized DC Drives, New York: Wiley Interscience, 1981.
[14] S. Dewan and A. Straughen, Power Semiconductor Circuits, New York: John Wiley \& Sons, 1975.
[15] B. Pelly, Thyristor Phase-Controlled Converters and Cycloconverters. Operation. Control, and Performance, New York: John Wiley \& Sons, 1971.

## Problems

17.1 The half-controlled single-phase rectifier circuit of Fig. 17.28 contains a large inductor $L$, whose curent $i_{L}(f)$ contains negligible ripple. The thyristor delay angle is $\alpha$.


Fig. 17.28 Half-controlled rectifier circuit of Problem 17.J.
(a) Sketch the waveforms $v_{d}(t)$ and $i_{a}(t)$. Label the conduction intervals of each thyristor and diode.
(b) Derive an expression for the dc output voltage $V$, as a function of the ms line-line voltage and the delay angle.
(c) Derive an expression for the power factor.
(d) Over what range of $\alpha$ are your expressions of parts (b) and (c) valid?
17.2 The half-controlled rectifier circuit of Fig. 17.29 contains a large inductor $L$, whose current $i_{L}(f)$ contains negligible ripple. The thyristor delay angle is $\alpha$.


Fig. 17.29 Three-phase halt-controlled rectifier circuit of Problem 17.2.
(a) Sketch the waveforms $v_{d}(f)$ and $i_{u}(f)$ Label the conduction intervals of each thyristor and diode.
(b) Derive an expression for the de output voltage $V$, as a function of the rms fine-line voltage and the delay angle.
(c) Derive an expression for the power factor.
(d) Over what range of $\alpha$ are your expressions of parts (b) and (c) valid?
17.3 A 30 SCR bridge is connected directly to a resistive load, as illustrated in Fig. 17.30. This circuit operates in the continuous conduction mode for small delay angle $\alpha$, and in the discontinuous conduction mode for sufficiently large $\alpha$.


Fig. 17.30 Three-phase controlled rectifier circuit of Problem 17.3.
(a) Sketch the output voluge wavelorm $v(f)$, for CCM operation and for DCM operation. Clearly label the conduction intervals of each SCR.
(b) Under what conditions does the rectifier operate in CCM? in DCM?
(c) Derive an expression for the de component of the output voltage in CCM.
(d) Repeat part (c), for DCM operation.
17.4 A rectifier is comected to the 60 Hz utility system. It is desired to design a harmonic trap filter that has thegligible attenuation or amplification of 60 Hz currents, but which attenuates both the fifth- and sev-enth-liarmonic curtents by a factor of $10(-20 \mathrm{~dB})$. The ac line inductance $L_{s}$ is $500 \mu \mathrm{H}$.
(a) Select $L_{5}$, the inductance of the fifth harmonic trap, equal to $500 \mu \mathrm{H}$, and $L_{7}$, the inductance of the seventh harmonic trap, equal to $250 \mu \mathrm{H}$. Compute first-pass values for the resistor and capacitor values of the fifth and seventh hamonic trap circuits, neglecting the effects of parallel resonance.
(b) Plot the frequency response of your filter. It is suggested that you do this using SPICE or a similar computer program. Does your filter meet the attenuation specifications? Are there significant parahel resonances? What is the gain or attenuation at the third hammonic frequency?
(c) Modify your element values, to obtain the best design you can. You must choose $L_{s}=500 \mu \mathrm{H}$, but you may change all other element values. Plot the frequency response of your improved filter. "Best" means that the 20 dB attenuations are obtained at the fifth and seventh harmonic frequencies, that the gain at 60 Hz is essentially 0 dB , and that the $Q$-factors of parallet resonances are minimized.
17.5 A rectifier is connected to the 50 Hz utility system. It is desired to design a harmenic trap filter that has negligible attenuation or amplification of 50 Hz currents, but that attenuates the fifth-, seventh-, and eleventh-harmonic currents by a factor of 5 (- 14 dB ). In addition, the filter must contain a single-pole response that attemates the thirteenth and higher harmonics by a factor of $5 n / 13$, where $n$ is the harmonic number. The ac line inductance $L_{s}$ is $100 \mu \mathrm{H}$.

Design a hamonic trap filter that meets these specificatious. Design the best filter you can, which meets the attenuation specifications, that has nearly unity ( $0 \mathrm{~dB} \pm 1 \mathrm{~dB}$ ) gain at 50 Hz , and that has minimum gains at the third and ninth harmonics. Plot the frequency response of your filter, and specify your circuit element values.
17.6 A single-phase rectilier operates from a 230 Vrms 50 Hz European single-phase source. The recrifict must supply a 1000 W de load, and must meet the $1 E C-1000$ elass A or class D harmonic curtent limits. The circuit of Fig. 17.1 is to be used. The de load voltage may have 100 Hz ripple whose peak-to-peak amplitude is no greater than $5 \%$ of the dc voltage component.
(a) Estinate the minimum valuc of inductance that will meet these requirements.
(b) Specify values of $L$ and $C$ that meet these requivements, and prove (by simulation) that your design is correct.
17.7 Figure 17.31 illustrales a twelve-pulse rectifier, containing six controlled (SCR) devices and six uncontrolled (diode) devices. The do filter inductance $L$ is large, such that its cutrent ripple is negligible. The SCRs operate with delay angle $\alpha$. The SCR bridge is driven by a wye-wye connected three-phase transfomer circuit, while the diode bridge is driven by a wye-delta connected three-phase transformer circuit. Since both transformer circuits have wye-comnected primaries, they can be combined to realize the circuit with a single wye-connected primary.
(a) Detemithe the rms magnitudes and phases of the line-to-line output voltages of the transformer secondaries $v_{a}^{\prime}$ 'mb $^{\prime}$ and $v_{m 2^{\prime} 62^{\prime}}$ as a function of the applied line-line primary voltage $v_{\text {ab }}$.
(b) Sketch the waveforms of the voltages $v_{d 1}(t)$ and $v_{d 2}(d)$. Label the conduction intervals of each thyristor and diode.


Fig. 17.31 Twelve-pulse rectifier circtit, with one controlled and one uncontrolled bridge, Problem 17.7.
(c) Derive an expression for the de component of the output voltage, as a function of the rms lineline input volage, the delay angle $\alpha$, and the lums ratio $n$.
(d) Over what range of $\alpha$ is your expression of part (c) valid? What output voltages can be produced by this rectific??
17.8 For the twelve-pulse rectifier circuit of Fig. 17.27(a), detcrmine the Fourier coefficients, tor the fundamental through the thirteenth hammonic, of the primary-side currents $i_{a 1}(t)$ and $i_{u t}(t)$, as weil as for the ac line current $i_{i}(t)$. Express your results in terms of the turns ratio $n$ and the dc load current $I_{L}$. You may assume that the de filter inductance $L$ is large and that the transfomers are ideal.
17.9 The single-phase controlled-bridge rectifier of Fig. 17.32 operates in the continuous conduction mode. It is dosired to regulate the load voltage $v(0)$ in the presence of slow variations in the amplitude of the sinusoidal input voltage $v_{s}(t)$. Hence, a controller must be designed that varies the delay angle $\alpha$ such that $v(t)$ is kept constant, and it is of interest to derive a small-signal ac model for the de side of the rectifier circuit.


Fig. 17.32 Single-phase controlled rectifier, Problem 17.9.
(a) Sketch $v_{s}(t)$ and $v_{g}(t)$, and label the delay angle $\alpha$.
(b) Use the circuit averaging method to determine the smail-signal transfer functions

$$
\frac{\phi(s)}{\partial(s)} \text { control-to-output transfer function }
$$

as well as the steady-state relationship

$$
V=f\left(V_{s}, A\right)
$$

where

$$
\begin{aligned}
& \alpha(t)=A+\dot{\alpha}(t) \\
& v(t)=V+\hat{v}(t) \\
& v_{g}(t)=\left\{v_{y}+\hat{v}_{g}(t)\right\} \sin (\omega t)
\end{aligned}
$$

You may assume that the frequencies of the variations in $\alpha, v$, and $v_{y}$, are much slower that the ac line frequency 0 , and that the inductor current ripple is small.

## 18

## Pulse-Width Modulated Rectifiers

To obtain low ac line current THD, the passive techniques described in the previous chapter rely on lowfrequency transformers and/or reactive elements. The large size and weight of these elements are objectionable in many applications. This chapter covers active techaiques that employ converters having switching frequencies much greater than the ac line frequency. The reactive elements and transformers of these conventers are small, because their sizes depend on the converter switching frequency rather than the ac line frequency.

Instead of making do with conventional diode rectifer circuits, and dealing after-the-fact with the resulting low-frequency hammonics, let us consider now how to build a rectifier that behaves as ideally as possible, without generation of line cunent harmonics. In this chapter, the properties of the ideal rectifier are explored, and a model is described. The ideal rectifer presents an effective resistive load to the ac power line; hence, if the supplied ac voltage is sinusoidal, then the current drawn by the rectifier is also sinusoidal and is in phase with the voltage. Converters that approximate the properties of the ideal rectifier are sometimes called power factor corrected, because their input power factor is essentially unity [1].

The boost converter, as well as a variety of other converters, can be controlled such that a nearideal rectifier system is obtained. This is accomplished by control of a high-frequency switching converter, such that the ac line current waveform follows the applied ac line voltage. Both single-phase and three-phase rectifiers can be constructed using PWM techniques. A typical dc power supply system that is powered by the single-phase ac utility contains three major power-processing elements. First, a highfrequency converter with a wide-bandwidth input-current controller functions as a near-ideal rectifier. Second, an energ-storage capacitor smooths the pulsating power at the rectifier output, and a low-bandwidth controller causes the avcrage input power to follow the power drawn by the load. Finatly, a de-de converter provides a well-regulated de voltage to the load. In this chapter, single-phase rectifier systems are discussed, expressions for rims currents are derived, and various converter approaches are compared.

The techniques developed in earlier chapters for modeling and analysis of de-de conventers are extended in this chapter to treal the analysis, modeling, and control of low-harmonic rectifiers. The CCM models of Chapter 3 are used to compute the average losses and efficiency of CCM PWM converters operating as rectifiers. The results yield insight that is useful in power stage design. Several converter control schemes are known, including peak curtent programming, average current control, critical conduction mode control, and nonlincar carier control. Ac modeling of the rectifier control system is also covered.

### 18.1 PROPERTIES OF THE IDEAL RECTIFIER

It is desired that the ideal single-plase rectifier present a resistive load to the ac system. The ac line current and voltage will then have the same waveshape and will be in phase. Unity power factor rectification is the result. Thus, the rectifier input current $i_{a t}(t)$ should be proportional to the applied input voltage $v_{u t}(t)$ :

$$
\begin{equation*}
i_{a c}(t)=\frac{v_{c o}(t)}{R_{e}} \tag{18.1}
\end{equation*}
$$

where $R$ e is the constant of proportionality, An equivalent circuit for the ac port of an ideal rectifier is therefore an effective resistance $R_{e}$, as shown in Fig. 18.1 (a). $R_{e}$ is also known as the emudated resistance. It should be noted that the presence of $R_{e}$ does not imply the generation of heat: the power apparently


Fig. 18.1 Dewelopment of the ideal rectifier equivalent circuit model: (a) input port resistor emulation; (b) the value of the ennulated resistance, and luence the power throughput, is controllable; (c) output poot power source characteristic, and complete model.


Fig. 18.2 The dependent power source: (a) power source schematic symbol, (b) power sink schematic symbol, (c) $i-\nu$ chanacteristic.
"consumed" by $R_{e}$ is actually transferred to the rectifier dc output port. $R_{e}$ simply models how the ideal rectifier loads the ac power system.

Output regulation is accomplished by variation of the effective resistance $R_{e}$, and hence the value of $R_{e}$ must depend on a control signal $v_{\text {comros }}(r)$ as in Fig. $18.1(\mathrm{~b})$. This allows variation of the rectifier power throughput, since the average power consumed by $R_{f}$ is

Note that changing $R_{e}$, results in a time-varying system, with generation of harmonics. To avoid generation of significant amounts of harmonics and degradation of the power factor, variations in $R_{e}$ and in the control inpul must be slow with respect to the ac line frequency.

To the extent that the rectifier is lossless and contains negligible intemal energy storage, the instantaneous power flowing into $R_{t}$ must appear at the rectifier output port. Note that the instantaneous power throughput

$$
\begin{equation*}
p(r)=\frac{v_{c}^{2}(t)}{R_{c}\left\{v_{c o w a v o m}(t)\right\}} \tag{18.3}
\end{equation*}
$$

is dependent only on $v_{c c}(t)$ and the control imput $v_{\text {contois }}(t)$, and is independent of the characteristics of the load connected to the output port. Hence, the output port must behave as a source of constant power, obeying the relationship

$$
\begin{equation*}
v(t)(t)=p(t)=\frac{v_{a}^{2}(t)}{R_{c}} \tag{18.4}
\end{equation*}
$$

The dependent power source symbot of Fig. I8.2(a) is used to denote such an output characteristic. As illustrated in Fig. 18.1(c), the output port is modeled by a power source that is dependent on the instantaneous power flowing into $k_{p}$.

Thus, a two-port model for the idcal unity-power-factor single-phase rectifier is as shown in Fig. 18.1(c) [2-4]. The two port model is also called a loss-free resistor (LFR) because (1) its input port obeys Ohm's law, and (2) power entering the input port is transferred directly to the output port without loss of
energy. The defining equations of the LFR are:

$$
\begin{align*}
& i_{a c}(t)=\frac{v_{a j}(t)}{R_{e}\left(v_{c \text { cuaror }}\right)}  \tag{18.5}\\
& v(t)(t)=p(t)  \tag{18.6}\\
& p(t)=\frac{v_{w c}^{2}(t)}{R_{e}\left(v_{\text {cnutol }}(t)\right)} \tag{18.7}
\end{align*}
$$

When the LFR output poit is connected to a resistive load of walue $R$, the de output rms voltages and currents $V_{r m s}$ and $I_{r m s}$ are related to the ac input rms voltages and currents $V_{a t, r m s}$ and $I_{a c, r m s}$ as follows:

$$
\begin{align*}
& \frac{V_{m s s}}{V_{a c, m m s}}=\sqrt{\frac{R}{R_{e}}}  \tag{18.8}\\
& \frac{I_{a c, n n s}}{I_{m a s}}=\sqrt{\frac{R}{R_{e}}} \tag{18.9}
\end{align*}
$$

The properties of the power source and loss-free resistor network are discussed in Chapter 11. Regardless of the specific converter implementation, any single-phase rectifier having near-ideal properties can be modeled using the LFR two-port model.

### 18.2 REALIZATION OF A NEAR-IDEAL RECTIFIER

Feedback can be employed to cause a converter that exhibits controlled dc transformer characteristics to obey the LFR equations. In the single-phase case, the simplest and least expensive approach employs a full-wave diode rectifier network, cascaded by a de-dc conventer, as in Fig. 18.3. The de-dc converter is represented by an ideal de transformer, as discussed in Chapler 3. A control network varies the duty cycle, as necessary to cause the converter input cunent $i_{g}(t)$ to be proportional to the applied input volt-


Fig. 18.3 Synthesis of an ideal rectifier by varying the duty cycle of a PWM de-dc converter.
age $v_{g}(t)$ as in Eq. (18.1). The effective tums ratio of the ideal transformer then varies with time. Ideal waveforms are illustrated in Fig. I8.4. If the applied input voltage $v_{a c}(t)$ is sinusoidal,

$$
\begin{equation*}
v_{a c}(t)=V_{M} \sin (\omega t) \tag{18.10}
\end{equation*}
$$

then the rectified voltage $v_{g}(t)$ is

$$
\begin{equation*}
v_{g}(t)=v_{M}|\sin (\omega)| \tag{18.11}
\end{equation*}
$$

It is desired that the converter output voitage be a constant dc value $v(t)=V$. The converter conversion ratio must therefore be

$$
\begin{equation*}
M[d(t)]=\frac{V(t)}{v_{g}(t)}=\frac{V}{\left.V_{M} \mid \sin (\omega) t\right) \mid} \tag{18.12}
\end{equation*}
$$

This expression neglects the converter dynamics. As can be seen from Fig. 18.4, the controller must cause the conversion ratio to vary berween infinity (at the ac line voltage zero crossings) and some minimum value $M_{m i n}$ (at the peaks of the ac line voltage waveform). $M_{m i n}$ is given by

$$
\begin{equation*}
M_{\sin }=\frac{V}{V_{14}} \tag{18.13}
\end{equation*}
$$

Any converter topology whose ideal conversion ratio can be varied between these limits can be employed in this application.

To the extent that the de-de converter is jodeal (i.e., if the losses can be neglected and there is negligible low-frequency energy storage), the instantaneous input and output powers are cqual. Hence, the output current iti) in Fig. 18.3 is given by

$$
\begin{equation*}
i(t)=\frac{v_{k}(t) i_{g}(t)}{V}=\frac{v_{R}^{2}(t)}{V R_{e}} \tag{18.14}
\end{equation*}
$$

Substitution of Eq. (18.11) into Eq. (18.14) then leads to

$$
\begin{align*}
i(r) & =\frac{V_{M}^{2}}{V R_{e}} \sin ^{2}(\omega)  \tag{18+15}\\
& =\frac{V_{W}^{2}}{2 V R_{e}}(1-\cos (2 \omega t))
\end{align*}
$$

Hence, the converter output current contains a dc component and a component at the second harmonic of the ac line frequency. One of the functions of capacitor $C$ in Fig . 18.3 is to filter out the second hamonic component of $i(t)$, so that the load curent (fowing through resistor $R$ ) is essentially equal to the do component

$$
\begin{equation*}
I=\langle i(t)\rangle_{R_{S}}=\frac{V_{U}^{2}}{2 V R_{c}} \tag{18,16}
\end{equation*}
$$

where $T_{L}$ is the period of the applied ac line voltuge.
The average power is

$$
\begin{equation*}
P=\frac{V_{M}^{2}}{2 R_{e}} \tag{18.17}
\end{equation*}
$$

The above equations are generally valid for PWM converters used as single-phase low-harmonic rectifiers.

### 18.2.1 CCM Boost Converter

A system based on the CCM boost converter is illustrated in Fig. 18.5 [ $1,5,6$ ]. Ideally, the boost converter can produce any conversion ratio between one and inlinity. Hence, the boost converter is capable of producing the $M(d(t))$ given by Eq. (18.12), provided that $V \geq V_{M}$. Further, the boost converter can produce very low THD, with better transistor utilization than other approaches.

If the boost converter operates in contimous conduction mode, and if the inductor is small enough that its infuence on the low-frequency components of the converter waveforms is negligible, then the duty ratio should follow $M(d(t))=1 /(1-d(t)$. This implies that the duty ratio should follow the function

$$
\begin{equation*}
d(t)=1-\frac{v_{g}(t)}{v} \tag{18.18}
\end{equation*}
$$

This expression is true only in the continuous conduction mode. The boost converter operates in the continuous conduction mode provided that the inductor carrent ripple

$$
\begin{equation*}
\Delta t_{s}(t)=\frac{v_{s}(r) d(\rho) T_{5}}{2 L} \tag{18.19}
\end{equation*}
$$



Fig. 18.5 Rectifier systen based on the boost converter.
is greater than the average inductor current, or

$$
\begin{equation*}
\left\langle i_{g}(t)\right\rangle_{T_{s}}=\frac{p_{\mathrm{s}}(t)}{R_{v}} \tag{18.20}
\end{equation*}
$$

Hence, the converter operates in CCM when

$$
\begin{equation*}
\left\langle i_{s}(t)\right\rangle_{r_{s}}>\Delta i_{g}(t) \Rightarrow d(t)<\frac{2 L}{R_{e} T_{s}} \tag{18.21}
\end{equation*}
$$

Substitution of Eq. (18.18) into (18.21) and solution for $R_{e}$, eads to

$$
\begin{equation*}
R_{\mathrm{e}}<\frac{2 L}{T_{s}\left(1-\frac{\mathrm{P}_{g}(t)}{V}\right)} \text { for } \mathrm{CCM} \tag{18.22}
\end{equation*}
$$

Since $v_{g}(t)$ varies according to Eq ( 18.11 ) Eq . (18.22) may be satisfied at some points on the ac line cycle, and not at others. Since $0 \leq v_{g}(t) \leq V_{M}$. we can conclude that the converter operates in CCM over the entire ac line cycle when

$$
\begin{equation*}
R_{e}<\frac{2 L}{T_{s}} \tag{18.23}
\end{equation*}
$$

Equations (18.18) and (18.22) then hold for all $t$. The converter always operates in DCM when

$$
\begin{equation*}
R_{c}>\frac{2 L}{T_{s}\left(1-\frac{V_{W}}{V}\right)} \tag{18.24}
\end{equation*}
$$

For $R_{e}$ between these limits, the converter operates in DCM when $v_{g}(t)$ is near zero, and in CCM when $V_{g}(t)$ approaches $V_{M}$.

The static input characteristics of the open-foop boost converter are sketched in Fig. 18.6. The input current $i_{g}(t)$ is ploted vs. input voltage $v_{g}(t)$, for various duty cycles $d(t)$. In CCM , the input characteristics of the boost converter are described by

$$
\begin{equation*}
\frac{\nu_{g}(t)}{V}=1-d(t) \quad \text { in } \mathrm{CCM} \tag{18.25}
\end{equation*}
$$

To obtain a general plot, we can normalize the input current and input voltage as follows:

$$
\begin{gather*}
m_{g}(t)=\frac{v_{g}(f)}{V}  \tag{18.26}\\
g_{g}(t)=\frac{2 L}{V T_{s}} i_{g}(t) \tag{18.27}
\end{gather*}
$$

Equation (18.25) then becomes

$$
\begin{equation*}
m_{\mathrm{g}}(t)=\mathrm{I}-d(t) \tag{18.28}
\end{equation*}
$$

This equation is independent of the input current $i_{g}(t)$, and hence is represented by vertical lines in Fig.

Fig. 18.6 Static input characteristics of the boost converter A typical linear resistive input characteristic is superimposed.

18.6.

To derive the boost input characteristic for DCM operation, we can solve the steady-state equivalent circuit model of Fig. 11.12 (b) (reproduced in Fig. 18.7). Beware: the natural DCM effective resistance of Chapter 11, $R_{p}=2 L / d^{2} T_{s}$, does not necessarily coincide with the emulated resistance $R_{e}=v_{g} / i_{g}$ of Eq. (18.1). In this chapter, the quantity $R_{e}$ is defined according to Eq. (18.1). Solution of Fig. 18.7 for the input curtent $i_{g}(t)$ leads to:

$$
\begin{equation*}
i_{g}(t)=\frac{v_{s}(r)}{\left(\frac{2 L}{d^{2} T_{s}}\right)}+\frac{p(t)}{V-v_{s}(t)} \tag{18.29}
\end{equation*}
$$

The instantaneous power consumed by the effective resistor in the model of Fig. 18.7 is

$$
\begin{equation*}
p(f)=\frac{v_{R}^{I}(t)}{\left(\frac{2 L}{d^{2} T_{x}}\right)} \tag{18.30}
\end{equation*}
$$

Substitution of Eq. (18.30) into Eq. (18.29) and simplification leads to

Fig. 18.7 Averaged equivalent circuit model of the boost converter operating in DCM, derived in Chapler 11.


$$
\begin{equation*}
\frac{2 L}{W T_{s}} i_{s}(t)\left(1-\frac{v_{3}(t)}{V}\right)=d^{2}(t) \frac{v_{g}(t)}{V} \quad \text { in } \mathrm{DCM} \tag{18.31}
\end{equation*}
$$

Normalization of this equation according to Eqs. (18.26) and (18.27) yields

$$
\begin{equation*}
j_{n}(t)\left(1-m_{g}(f)\right)=d^{2} m_{g}(f) \tag{18.32}
\end{equation*}
$$

This equation describes the curved (DCM) portions of the Fig. 18.6 input characteristics, for low $i_{s}(t)$.
To express the CCM/DCM mode boundary as a function of $v_{g}(t)$ and $t_{g}(t)$, Eqs. (18.1) and (18.22) can be combined, leading to

$$
\begin{equation*}
\frac{2 L}{V T_{s}} i_{s}(t)>\left(\frac{v_{g}(t)}{V}\right)\left(1-\frac{v_{y}(t)}{V}\right) \quad \text { for } \mathrm{CCM} \tag{18.33}
\end{equation*}
$$

Normalization of this equation, according to Egs. (18.26) and (18.27), results in

$$
\begin{equation*}
j_{5}(r)>m_{\rho}(t)\left[1-m_{3}(t)\right] \quad \text { for } \mathrm{CCM} \tag{18.34}
\end{equation*}
$$

This equation describes a parabola having roots at $m_{g}=0$ and $m_{g}=1$, with the maximum value $j_{g}=0.25$ at $m_{g}=0.5$. The mode boundary equation is plotted as a dashed line in Fig. 18.6

The complete input characteristics for the boost converter were plotted in Fig. 18.6 using Eqs. ( 18.28 ), (18.32), and (18.34). Figure 18.6 also illustrates the desired linear resistive input characteristic, Eq. (18.1). For the value of $R_{e}$ illustrated, the converter operates in DCM for $v_{g}(t)$ near zero, and in CCM for $v_{g}(t)$ near $V_{M}$. The intersections of boost input characteristics with the desired linear input characteristic illustrate how the controller must choose the duty cycle at various values of $v_{g}(t)$.

Other converters capable of producing the $M(d(t))$ of Eq . (18.12) include the buck-boost, SEPIC, and Cuk converters. The boost, SEPIC, and Cuk converters share the desirable property of nonpulsating imput curtent, and hence requite minimal input EMI filtering. The SEPIC produces a non inverted output voltage. Isolated versions of these converters (see Chapter 6) are also sometimes employed [7-9]. Schemes involving the parallel resonant converter, as well as several types of quasi-resonant convencrs, are also documented in the literature [10-13].

The open-loop boost converter, when operated in discontinuous conduction mode, is also sometimes used as an approximation of an ideal rectifier. The DCM effective resistance $2 L / d^{2}(t) T_{s}$ of Fig. 18.7 is then taken as an approximation of the desired emulated resistance of Eq. (18.1). The model differs from that of the ideal rectifier model of Fig. 18 .1(c) in that the power source is connected between the input and output terminals. As a result, hamonics are present in the input cunent waveform. For cxample, if $v_{s}(t)$ is a rectified sinusoid, then the current through the effective resistance $2 L / d^{2}(t) T_{5}$ will also be a rectified sinusoid. However, the input curtent $\left\langle i_{s}(t)\right\rangle_{T_{s}}$ is now cqual to the sum of the current through $R_{e}$ and the current flowing through the power source element. Since the power source is a nonlinear element, $\left\langle i_{g}(t)_{T_{t}}\right.$ contains harmonics. For large $C$, the output voltage is essentially constant. The input current waveform is then given by $E q$. ( 18.31 ). If $V$ is sufficiently large, then the term $\left(1-v_{g}(t) / V\right)$ is approximately cqual to one, and the harmonics in $\left\langle i_{g}(t)\right\rangle_{T_{s}}$ are small. The zero crossings of $v_{g}(t), p(t)$, and $\left\langle i_{g}(t)\right\rangle_{T_{s}}$ coincide. So although the DCM boost converter generates some current harmonics, it is nonetheless possible to construct a low harmonic rectifier that meets harmonic limits. Again, this approach has the disadvantages of the increased peak currents of DCM, and the need for additional filtering of the high-frequency pulsating input currents. Computer simulation of a DCM boost rectifier is described in Appendix B, Section B,2,3.

A similar approach is to operate the boost converter at the boundary between the continuous and discontinuous conduction modes. This approach is known as "critical conduction mode" operation. It eliminates the distortion mechanism described above, but requires variable switching-frequency control. This approach is quile popular at low power levels, and is described forther in Section 18.3.3.

Other converters not capable of producing the $M(d(t)$ of Eq. (18.12), such as the buck converter, are sometimes employed as the de-dc converter of Fig. 18.3. Distortion of the ac line current waveform must then occur. Nonethcless, at low power levels it may be possible to meet the applicable ac line current harmonic standards using such an approach.

### 18.2.2 DCM Flyback Converter

In Chapter 11, the loss-free resistor network is used to model converters operating in discontimuous conduction mode. This suggests that DCM converters can also be used as near-ideal rectifiers. Indeed, the buck-boost, flyback, SEPIC, and Cuk converters, when operated in discontinuous conduction mode without additional control, inherently behave as natural loss-free resistors. The DCM effective resistance $R_{e}$, found in Chapter 11 to be equal to $2 L / D^{2} T_{s}$, then coincides with the rectifier emulated resistance of Eq. (18.1). At low power levels, this can be an effective and low-cost approach. Inrush current limiting is also inherent in this approach, and isolation and scaling via a turns ratio are provided by the transformer. Disadvantages are the increased peak curtents of DCM , and the need for additional filtering of the highfrequency pulsating input currents.

A simple low-harmonic rectifier system based on the transformer-isolated flyback converter is illustrated in Fig. 18.8 [2]. The ac line voltage is connected through an input EMI filter to a bridge rectifier and a flyback converter. The flyback converter is operated at constant switching frequency $f_{s}$ and constant duty cycle $D$. The converter is designed such that it operates in the discontinuous conduction mode under all conditions. The input EMI filter smooths the pulsating input current waveform, so that $i_{\text {cut }}(i)$ is approximately sinusoidal.

The flyback converter is replaced by its averaged equivalent circuit in Fig. 18.9. As discussed in Chapter 11, the terminal waveforms of the flyback converter have been averaged over the switching period $T_{s}$, resulting in the loss-free resistor model. This model illustrates how the DCM flyback converter presents a resistive load to the ac input. It also illustrates how the power flow can be controlled, by varia-


Fig. 18.8 Low-harmonic rectifier system incorporating a tlyback converter that operates in the discontinuous conduction mode.


Fig. 18.9 Averaged equivalent circuit that models the system of Fig. 18.8.
tion of $D$ to control the value of the emulated resistance $R_{e}$.
To design this converter, one must select the value of inductance to be sufficiently small, such that the converter operates in DCM at all points on the ac sine wave, at maximum load. If we denote the lenghs of the transistor conduction interval, diode conduction interval, and discontinuous interval as $D T_{s}, d_{2} T_{s}$, and $d_{3} T_{s}$, respectively, then the converter operates in DCM provided that $d_{3}$ is greater than zero. This implies that

$$
\begin{equation*}
d_{2}(t)<1-D \tag{18.35}
\end{equation*}
$$

By volt-second balance on the transformer magnetizing inductance, we can express $d_{2}(t)$ as

$$
\begin{equation*}
d_{2}(t)=D \frac{v_{z}(t)}{H V} \tag{18.36}
\end{equation*}
$$

Substitution of Eq. (18.36) into Eq. (18.35) and solution for $D$ yields

$$
\begin{equation*}
D<\frac{1}{\left(1+\frac{v_{g}(t)}{n V}\right)} \tag{18.37}
\end{equation*}
$$

During a given switching period, the converter will operate in DCM provided that the above inequality is satisfied. The worst case occurs when the rectified sinusoid $v_{\mathrm{S}}(t)$ is equal to its peak value $V_{M}$. The inequality then becomes

$$
\begin{equation*}
D<\frac{1}{\left(1+\frac{V_{M 4}}{n V}\right)} \tag{18.38}
\end{equation*}
$$

If Eq. (18.38) is satisfied, then the converter operates in DCM at all points on the ac line sinusoid.
In steady state, the de oulput vollage is given by Eq. (18.8). Upon substitution of the expression for $R_{e}$ and solution for $D$, this equation becomes

$$
\begin{equation*}
D=\frac{2 n V}{V_{M}} \sqrt{\frac{L}{R T_{s}}} \tag{18.39}
\end{equation*}
$$

Insertion of this relationship into Eq. (18.38), and solution for $L$, yields

$$
\begin{equation*}
L<L_{\mathrm{crnt}}=\frac{R T_{s}}{4\left(1+\frac{n V}{V_{k f}}\right)^{2}} \tag{8.40}
\end{equation*}
$$

For variations in load $R$ and peak ac input voitage $V_{M}$, the worst case will occut at minimum $R$ (maximum power) and minimum $V_{M}$. Hence, the designer should choose $L$ to satisfy

$$
\begin{equation*}
L<L_{\text {critmin }}=\frac{R_{\text {men }} T_{s}}{4\left(1+\frac{n V}{V_{M-n i n}}\right)^{2}} \tag{18.41}
\end{equation*}
$$

If this equation is violated, then at maximum foad power and minimum iuput voltage amplitude, the convert will operate in CCM near the peak of the ac sinewave. This will lead to an input current waveform having substantial distortion.

### 18.3 CONTROL OF THE CURRENT WAVEFORM

A wide variety of approaches are known for active control of the input current waveform to attain input resistor emulation [14-33]. Average cument control [17,18], input voltage feedforward [17], current-programmed control [19-22], hysteretic control and critical conduction mode control [23-27], and nonlinear carnier control [28-30] are briefly surveyed here. Other approaches include sliding-mode control [31], charge control [32], and ASDTIC control [33].

## 18.3.] Average Current Control

Average cunent control is a popular method of implementing control of the input current wavefom in a low-harmonic rectifier. This approach works in both continuous and discontinuous conduction modes. and can produce high-quality cument waveforms over a wide range of input voltages and load powers. The problems of crossover distortion, found in some competing schemes such as current programmed control, are largely avoided. Several popular integrated circuits are available that implement average current control.

Figure 18.10 illustrates average current control of the input cunent waveform $\left\langle i_{g}(t)\right\rangle_{T_{s}}$ in a boost converter. The input current $i_{s}(t)$ flows through a shunt resistor. The voltage across this shunt resistor is amplified by an op amp circuit. This op amp circuit contains a low-pass filter characterislic that attenuates the high-frequency switching harmonics. The output voltage $v_{\pi}(t)$ of the op amp circuit is proportional to the low-frequency average value of $i_{4}(t)$ :

$$
\begin{equation*}
v_{s}(t)=R_{s}\left(i_{s}(t)\right)_{T_{s}} \tag{18.42}
\end{equation*}
$$

This signal is compared to the reference voltage $v_{( }(t)$, to produce an eror signal that drives the compensator network and pulse-width modulator as illustrated. If the feedback loop is well designed, then the error signal is small:

$$
\begin{equation*}
y_{d}(t)=v_{r}(t) \tag{18.43}
\end{equation*}
$$



Fig. 18.11 Average current control of a boost conventer, to obtain a low-harmonic rectifier.
The average current controller causes the sensed current $i_{s}(t)$ to follow the reference waveform $v_{r}(t)$.
To cause the input current to be proportiona! to the input voltage, the rcference voltage $v_{r}(t)$ is derived from the sensed input voltage waveform, as in Fig. 18.11. The current reference signal $v_{r}(t)$ is derived from the sensed input voltage $v_{b}(t)$, and hence has a sinusoidal waveshape. Hence, the average current controller causes the average input current $i_{g}(t)$ to be propotional to the input voltage $v_{g}(t)$. The multiplier illustrated in Fig. 18.11 allows adjustment of the constant of proportionality, so that the magnitude of the emulated resistance can be controlled via a control signal $v_{\text {comm }}$ ( $t$ ). Let us assume that the multiplier terminal equations arc

Fig. 18.10 Average curtent control of the input current in a boost converter.



Fig. 18.12 Model of the system of Fig. 18.5, based on the loss-free resistor model of Fig. 18.1(c), which prediets the low-frequency system waveforms. 'This model assumes that the feedback loop of Fig. 18.5 operates ideally.

$$
\begin{equation*}
v_{\mu}(t)=k_{x} v_{g}(t) v_{\text {conur } M}(t) \tag{18.44}
\end{equation*}
$$

Then the emulated resistance is

$$
\begin{equation*}
R_{e}=\frac{v_{s}(t)}{i_{H}(t)}=\frac{\left(\frac{v_{1}(t)}{k_{x} v_{\text {coursu}}(t)}\right)}{\left(\frac{v_{u}(t)}{R_{s}}\right)} \tag{18.45}
\end{equation*}
$$

Here, Eqs. (18.44) and (18.42) have been used to eliminate $v_{s}$ and $i_{3}$. Substitution of Eq. (18.43) leads to the result

$$
\begin{equation*}
R_{r}\left[v_{\text {consmem }}(t)\right]=\frac{R_{s}}{k_{x} v_{\text {currout }}(t)} \tag{18.46}
\end{equation*}
$$

Hence, if the feedback loop is well designed, then the system of Fig. 18.11 can be represented by the LFR model as in Fig. 18.12. The average current controller scheme of Fig. 18.11 and the model of Fig. 18.12 are independent of the de-de converter topology, and can be applied to systems containing CCM boost, buck-boost, Cuk, SEPIC, and other topologies.

Average power flow and the output woltage are regulated by variation of the emulated resistance $R_{e}$, in average current control as well as in most other schemes. This is usually accomplished by use of a multiplier in the input voltage sensing path, as shown in Fig. 18.13. This control loop continually adjusts $R_{c}$ to maintain balance of the average rectifier power $P_{a v}=V_{s . r m s}^{2} / R_{v}$ and the load power $P_{\text {ioad }}$, such that the following reation is obeyed:

$$
\begin{equation*}
P_{t i t}=\frac{V_{g, n m i s}^{2}}{R_{e}}=P_{\text {teter }} \tag{18.47}
\end{equation*}
$$

Average current control works quite well. Its only disadvantages are the need to sense the average input current, rather than the transistor curent, and the need for a multiplier in the controller circuit.

Most average current control implementations include provisions for feedforward of the input voltage amplitude. This allows disturbances in the ac input voltage amplitude to be canceled out by the


Fig. 18.13 Average current control incorporating a multiplier for regulation of the output voltage.
controller, such that the de output voltage is unaffected.
Combination of Eqs. (18.44), (18.46), and (18.47), and solution for $v_{\text {refl }}(t)$ leads to

$$
\begin{equation*}
v_{r e f l}(t)=\frac{P_{u p} v_{e}(t) R_{s}}{V_{g, r m s}^{2}} \tag{18.48}
\end{equation*}
$$

This equation shows how the reference voltage should be varied to maintain a given rectifier average power throughput $P_{a r}$. Apparencly, it is necessary to divide by the square of the rms input voltage amplitude. A controller that implements Eq. (18.48) is illustrated in Fig. 18.14. The multiplier block of Fig. 18.13 has been generalized to perform the function $k_{v} x y / z^{2}$. It is somewhat complicated to complte the ms value of a general ac waveform; however, the ac input voltage $v_{p}(f)$ normally is sinusoidal with negligible harmonics. Hence, the peak value of $v_{\mathrm{g}}(d)$ is directly proportional to its rms value, and we can use the peak value $V_{M}$ in place of $V_{g, r m .}$. So the controller of Fig. 18.14 produces the reference voltage

$$
\begin{equation*}
v_{\text {refi }}(t)=\frac{k_{1} v_{\text {cowrol }}(t) v_{s}(t)}{V_{M}^{2}} \tag{18.49}
\end{equation*}
$$

Comparison of Eqs. (18.48) and (18.49) leads to the conclusion that

So the average power throughput is directly controlled by $v_{\text {ronm }}(f)$, and is independent of the input voltage $v_{g}(t)$.

Feedforward can cause the rectifier dc oulput vollage to be less sensitive to variations in the ac


Fig. 18.14 Average current control incorporating input voltage feedforward.
line voltage. A disadvantage is the ac line current distortion introduced by variations in the voltage produced by the peak detector.

To aid in the design of the inner feedback loop that controls the ac line curreat waveshape, a converter model is needed that describes how the convertcr average input curtent depends on the duty cycle. We would prefer to apply the averaged small-signal modeling techniques of Chapter 7 here. The problem is that the variations in the duty cycle $d(t)$, as well as in the ac input voltage $v_{g}(t)$ and current $i_{g}(t)$, are not small. As a result, in general the small-signal assumptions are violated, and we are faced with the design of a control system that exhibits significant nonlinear time-varying behavior.

When the rectifier operates near periodic steady state, the output voltage $v(t)$ of a well-designed system exhibits small variations. So we can write

$$
\begin{equation*}
\langle v(t)\rangle_{T_{s}}=V+\hat{v}(t) \tag{18.51}
\end{equation*}
$$

with

$$
\begin{equation*}
|\hat{v}(t)| \leq|v| \tag{18.52}
\end{equation*}
$$

In other words, the smali-signal assumption continues to be valid with respect to the rectifier output voltage. In the case of the boost conventer, this allows us to linearize the converter input characteristics.

Following the approach of Chapter 7, we can express the average inductor voltage of the boost converter as

Fig. 18.15 Linearized model describing the boost converter input characteristics, corresponding to Eq . (18.55)


$$
\begin{equation*}
L \frac{d\left\langle i_{s}(r)\right\rangle_{T_{s}}}{d t}=\left\langle\nu_{s}(r)\right\rangle_{T_{s}}-d^{\prime}(r)\langle v(t)\rangle_{T_{x}} \tag{18.53}
\end{equation*}
$$

This equation contains the nonlinear term $d^{\prime}(t)\langle v(t)\rangle_{t_{s}}$. Substitution of Eq. (18.51) into (18.53) yields

$$
\begin{equation*}
L \frac{d\left\langle i_{g}(t)\right\rangle_{T_{s}}}{d t}=\left\langle v_{s}(t)\right\rangle_{T_{s}}-d^{\prime}(t) V-d^{\prime}(t) v(t) \tag{18.54}
\end{equation*}
$$

When Eq. (18.52) is satisfied, then the nonlinear term - $d^{\prime}(t) b(t)$ is much smaller in magnitude than the linear term - $d^{\prime}(t) V$. Therefore, we can discard the nonlinear term to obtain

$$
\begin{equation*}
L \frac{d\left(i_{s}(t)\right\rangle_{T_{s}}}{d t}=\left\langle v_{s}(t)\right\rangle_{T_{s}}-d^{\prime}(t) V \tag{18.55}
\end{equation*}
$$

This linear differential equation is valid even though $i_{R}(t), v_{g}(t)$, and $d(g)$ contain large variations.
An equivalent circuit corresponding to Eq. (18.55) is given in Fig. 18.15. The averaged control-to-imput-curtent transfer function is found by setting the independent inputs other than $d(t)$ to zero, and then solving for $i_{s}$; the model predjets that this transfer function is

$$
\begin{equation*}
\frac{i_{f}(s)}{d(s)}=\frac{V}{s L} \tag{18.56}
\end{equation*}
$$

where $i_{g}(s)$ is the Laplace transform of $\left\langle i_{g}(r)\right\rangle_{T_{5}}$. So the input characteristics of the boost rectifier can be linearized, even though the ac input variations are not small.

Unfortunately, Eq. (18.52) is not sufficient to linearize the equations describing the input characteristics of the buck-boost, SEPIC, Cuk, and most other single-phase rectifiers. The control system design engineer must then deal with a truly nonlinear time-varying dynamical system.

One approach that is sometimes suggested employs the quasi-static approximation [34,35]. It is assumed that the ac line variations are much slower than the rectifier system dynamics, such that the rectifier always operates near equilibrium. The quiescent operating point changes slowly along the input sinusoid; an equilibrium analysis can be performed to find expressions for the slowly-varying "equilibrium" duty ratio and converter voltages and currents. The small-signal de-dc converter transfer functions derved in Chapters 7 and 8 are evaluated using this time-varying operating point. The converter poles, zeroes, and gains are found to vary along the ac input sinusoid. An average current controller is designed using these time-varying transfer functions, such that the current loop gain has a positive phase margin at all operating points.

We expect that the quasi-static approximation should be valid if the rectifier system dynamics are sufficiently fast, and it is reasonable to anticipate that high-frequency PWM converters have dynam-
ics that are much faster than the ac line frequency. The problem is that no good condition on system parameters, which can justify the approximation, is known for the basic converter topologies. There is room for additional research in this area.

It is well-understood in the field of control systems that, when the rectifier system dynamics are not sufficiently fast, the quasi-static approximation yields neither sufficient nor necessary conditions for stability of the resulting design. Time-varying "loop gains" that always have a positive phase margin may nonetheless be unstable, and a negative phase margin does not always imply instability. Such phenomena are sometimes observed in rectifier systems. Even worse, it is difficult to justify the use of the Laplace transform on rectifiers described by time-varying differential equations, unless the quasi-static approximation can be validated.

### 18.3.2 Current Programmed Control

Another well-known approach to attaining input resistor emulation is the use of cument-programmed control. As illustrated in Fig. 18.16, the programmed current $i_{c}(i)$ is made proportional to the ac input voltage. This causes the average inductor current, and hence also $\left\langle i_{g}(t)\right\rangle_{T_{s}}$, to approximately follow $v_{g}(t)$. As in average current control, a multiplier is used to adjust the cmulated resistance and average power flow; the control signal $v_{\text {comol }}(t)$ is typically used to stabilize the de output voltage magnitude. Several rectifier control ICs are commerctally available, which implement current-programmed control.

As discussed in Chapter 12, several mechanisms cause the average inductor current and hence also $\left\langle i_{g}(t\rangle_{I_{s}}\right.$ to differ from the programmed $i_{e}(t)$. These mechanisms introduce crossover distortion and Iine current harmonics. An artificial ramp having sufficiently large slope $n t_{a}$ is necessary to stabilize the


Fig. 18.16 Current-programmed courrol of a boost rectifier.
current-programmed boost converter when it operates in CCM with $d(t)>0.5$. The addition of this ramp causes $\left\langle i_{g}(t)\right\rangle_{T_{s}}$ to differ from $i_{r}(t)$. Additional deviation is introduced by the inductor current ripple. Both mechanisms are most pronounced when the inductor current is small, near the zero-crossings of the ac line waveforms.

The static input characteristics, that is, the average input current vs. the input voltage, of the cur-rent-programmed boost converter are given by

$$
\left\langle i_{s}(t)\right\rangle_{T_{s}}=\left\{\begin{array}{l}
v_{s}(t) \frac{L L_{s}^{2}(t) f_{s} V}{2\left(V-v_{s}(t)\right)\left(v_{g}(t)+m_{s} L\right)^{2}} \text { in DCM }  \tag{18.57}\\
i_{\mathrm{s}}(t)-\left(1-\frac{v_{s}(t)}{V}\right)\left(m_{\mathrm{a}}+\frac{v_{s}(t)}{2 L}\right) T_{s} \text { in CCM }
\end{array}\right.
$$

The converter operates in the continuous conduction mode when

$$
\begin{equation*}
\left\langle i_{g}(t)\right\rangle_{T_{s}}>\frac{T_{s} V}{2 L} \frac{\nu_{g}(t)}{V}\left(1-\frac{\nu_{s}(t)}{V}\right) \tag{18.58}
\end{equation*}
$$

In terms of the control current $i(t)$, the condition for operation in CCM can be expressed

$$
\begin{equation*}
i_{c}(t)>-\frac{T_{s} V}{L}\left(\frac{m_{s} L}{V}+\frac{v_{s}(t)}{V}\right)\left(1-\frac{\nu_{s}(t)}{V}\right) \tag{18.59}
\end{equation*}
$$

In the conventional current-programmed rectifier control scheme, the control current $i_{c}(t)$ is simply proportional to the ac input voltage:

$$
\begin{equation*}
i_{e}(t)=\frac{v_{e}(t)}{R_{e}} \tag{18.60}
\end{equation*}
$$

where $R_{e}$ is the emulated resistance that would be obtained if the average input current exactly followed the reference current $l_{c}(t)$. The static input characteristics given by Eqs. (18.57) to (18.60) are ploted in Fig. 18.17. The average input current $\left\langle i_{g}(t\rangle_{r_{x}}\right.$ is ploted as a function of the applied input voltage $v_{g}(t)$, for several values of emulated resistance $R_{e}$. The region near the CCM-DCM boundary is shown. The curves are ploted for a fixed artificial ramp having slope

$$
\begin{equation*}
m_{a}=\frac{V}{2 L} \tag{18.61}
\end{equation*}
$$

This is the minimum value of artificial ramp that stabilizes the boost current-programmed controller at all static operating points. Decreasing $m_{a}$ below this value leads to instability at operating points in the continuous conduction mode at low $v_{g}(t) / V$.

To obtain resistor emulation, it is desired that the static input characteristics be linear and pass through the origin. It can be seen from Fig. 18.17 that this is not the case: the curves are reasonably linear in the continuous conduction mode, but exhibit significant curvature as the CCM-DCM boundary is approached. The resuiting average current waveforms are summarized in Fig. 18.8.

To minimize the line current THD, it is apparent that the converter should be designed to operate deeply in the continuous conduction mode for most of the ac line cycle. This is accomplished with emulated resistances $R_{\varepsilon}$ that are much smaller than $R_{\text {base }}=2 L T_{s}$. In addition, the artificial ramp slope $m_{a}$


Fig. 18.17 Static input characteristics of a curent-programed boost converter, with minimum stabilizing attiftcial ramp of Eq. (18.61).


Fig. 18.18 Input currett waveshapes predicted by the static input characteristics of Fig. 18.17, compared with a pure sinusoid. Curves are ploted for the case $V_{k}=0.8 \mathrm{~V}$, with minimum stabilizing artificial ramp.
shouid be no greater than otherwise necessary. In practice, THD of $5 \%$ to $10 \%$ can easily be obtained in rectifiers that function over a narrow range of rms input voltages and load curents. However, low THD cannot be obtained at all operating points in universal-input rectifiers; THD of $20 \%$ to $50 \%$ may be observed at maximum ac input voltage. This problem can be solved by biasing the current reference waveform. Design of current-programmed rectifiers is discussed in [19-22], and some strategtes for solving this problem are addressed in [19].


Fig. 18.19 Input current waveforms of two boost converters with hystertic control: (a) $\pm 10 \%$ regulation band, (b) critical conduction mode operation ( $\pm 100 \%$ regulation band).

### 18.3.3 Critical Conduction Mode and Hysteretic Control

Another control scheme sometimes used in low-harmonic rectifiers, as well as in dc-de converters and dc-ac inverters, is hysterctic control. Rather than operating at a fixed switching frequency and duty cycle, the hysteretic controller switches the transistor on and off as necessary to maintain a waveform within given limits. A special case of hysteretic control, called critical conduction mode control, is implemented in several commercially-available ICs , and is popular for low-harmonic rectifiers rated below several hundred Watts [23-25].

An example is the sinusoid of Fig. 18.19(a), in which the boost converter input current is controlled to follow a sinusoidal reterence with a $\pm 10 \%$ tolerance. The inductor current increases when the transistor is on, and decreases when the transistor is off. So this hysteretic controller switches the transistor on whenever the input current falls below $90 \%$ of the reference input. The controller switches the transistor off whenever the input current exceeds $110 \%$ of the reference. Hysteretic controllers tend to have simple implementations. However, they have the disadvantages of variable switching frequency and reduced noise immunity.

Another example of bysteretic control is the waveform of Fig. 18.19(b). The lower limit is choscn to be zero, while the upper limit is twice the reference input. This controller operates the boost converter at the boundary between the continuous and discontinuous conduction modes. An alternative control scherne that gencrates the same waveform simply operates the transistor with constant on-time: the transistor is switched on when the inductor current reaches zero, and is switched off after a fixed


Fig. 18.20 A typical implementation of critical conduction mode control.
interval of length $t_{\text {on }}$. The resulting inductor curent waveform will have a peak value that depends directly on the applied input voltage, and whose average value is one-half of its peak. With either control approach, the converter naturally exhibits loss-free-resistor or idcal rectifier behavior. The emulated resistance is

$$
\begin{equation*}
R_{c}=\frac{2 L}{t_{t w n}} \tag{18.62}
\end{equation*}
$$

This scheme has the advautage of small inductor size and low-cost control ICs. Disadvantages are increased peak cunents, variable switching frequency, and the need for additional input EMI filtering.

A typical critical conduction mode controlier is illustrated in Fig. 18.20. A zero-current detector senses when the inductor current is zero; this is typically accomplished by monitoring the voltage across the inductor. The zero-current detector sets a latch, turning on the transistor and initiating the switching period. The transistor current is also monitored, and is compared to a sinusoidal reference $\psi_{r}(t)$ that is propotional to the applied input voltage $v_{g}(t)$. When the sensed current is equal to the reference, the latch is reset and the transistor is tumed off.

Since the switching frequency can vary, possibly over a wide range, it is important to carefully design the converter power stage. For a given power $P$, the required transistor on-time $t_{\text {on }}$ can be found by combining Eqs. (18.17) and (18.62), and solving for $t_{\text {mi }}$ :

$$
\begin{equation*}
t_{o r}=\frac{4 L P}{V_{M}^{2}} \tag{18.63}
\end{equation*}
$$

Application of the principle of volt-second balance to inductor $L$ of Fig. 18.20 leads to the following equation:

$$
\begin{equation*}
v_{s} t_{m}+\left\{v_{s}-V\right\} t_{a f f}=0 \tag{18.64}
\end{equation*}
$$

Hence, the transistor off-time is given by

$$
\begin{equation*}
t_{\mathrm{viff}}=t_{\text {ond }}\left(v-v_{g}\right) \tag{18.65}
\end{equation*}
$$

The switching period $T_{3}$ is equal to

$$
\begin{equation*}
T_{s}=t_{o f f}+t_{m} \tag{18.66}
\end{equation*}
$$

Substitution of Eqs. (18.63) and (18.65) into Eq. (18.66) yields

$$
\begin{equation*}
T_{s}=\frac{4 L P}{V_{M}^{4}} \frac{\mathrm{I}}{\left(1-\frac{v_{g}(t)}{V}\right)} \tag{18.67}
\end{equation*}
$$

The following expression for swiching frequency is found by substitution of Eq. (18.11) into Eq. (18.67):

$$
\begin{equation*}
f_{s}=\frac{1}{T_{s}}=\frac{V_{M}^{2}}{4 L P}\left(1-\frac{V_{M}}{V}|\sin (\omega t)|\right) \tag{18.68}
\end{equation*}
$$

The maximum switching frequency occurs when sin (ot) equals zero:

$$
\begin{equation*}
\max f_{x}=\frac{V_{M}^{2}}{4 L \bar{T}} \tag{18.69}
\end{equation*}
$$

The minimum switching frequency occurs at the peak of the sine wave:

$$
\begin{equation*}
\min f_{s}=\frac{V_{M}^{2}}{4 L P}\left(1-\frac{V_{44}}{V}\right) \tag{18.70}
\end{equation*}
$$

Equations ( 18.69 ) and ( 18.70 ) can be used to select the value of the inductance $L$ and the output voltage $V$, so that the switching frequency varies over an acceptable range.

### 18.3.4 Nonlinear Carrier Control

The nonlinear-carrier controller (NLC) is capable of attaining input resistor emulation in boost and other convertcrs that operate in the continuous conduction mode. Implementation of the controller is quite simple, with no need for sensing of the input voltage or input current. There is also no need for a current loop error amplifier. The boost nonlinear-carrier charge controller is inherently stable and is free from the stability problems that require addition of an artificial ramp in current programmed controllers.

A CCM boost rectifier system with nonlineat-carrier charge control is illustrated in Fig. 18.21, and waveforms are given in Fig. 18.22. The reasoning behind this approach is as follows. It is desirable to control the transistor switch current $i_{s}(t)$. This pulsating current is much easier to sense than the continuous converter input current-a simple current transformer can be used, as in Fig. 18.21. Further, it is desirable to control the integral of this current, or the charge, for two reasons: (1) integration of the waveform leads to improved noise immunity, and (2) the integral of the waveform is directly related to its average value,


Fig. 18.21 Nonlinear-catrier charge control of a boost converter.


Fig. 18.22 Transistor curtent $i_{s}(t)$, parabolic carrier voltage $\nu_{c}(t)$, and integrator voltage $v_{i}(t)$ waveforms for the NLC-controlled boost rectifier of Fig. 18.21 .

$$
\begin{equation*}
\left\langle i_{s}(t)\right\}_{T_{s}}=\frac{1}{T_{s}} \int_{t}^{1+T_{s}} i_{s}(\tau) d \tau \tag{18.71}
\end{equation*}
$$

In a fixed-frequency system, $T_{s}$ is constant, and the integral over one switching period is proportional to the average value. Hence the average switch current can be controlled to be propontional to a reference signal by simply switching the transistor off when the integral of the switch current is equal to the reference. In the controller of Fig. 18.21 , the switch current $t_{s}(t)$ is scaled by the transformer turns ratio $n$, and then integrated by capacitor $C_{i}$, such that

$$
\begin{equation*}
v_{i}(t)=\frac{1}{C_{i}} \int_{0}^{d T_{s}} \frac{i_{s}(\tau)}{n} d \tau \quad \text { for } 0<t<d T_{s} \tag{18.72}
\end{equation*}
$$

The integrator voltage $v_{i}(t)$ is reset to zero at the end of cach switching period, and the integration process begins anew at the beginning of the next switching period. $S_{0}$ at the instant that the transistor is switched off, the voltage $v_{i}\left(d T_{s}\right)$ is proportional to the average switch cument:

$$
\begin{equation*}
v_{\mathrm{i}}\left(d T_{s}\right)=\frac{\left\langle i_{s}\right\}_{T_{s}}}{n C_{i} f_{s}} \quad \text { for interval } 0<t<T_{s} \tag{18.73}
\end{equation*}
$$

How should the average switch current be controlled? To obtain input resistor emulation, it is desired that

$$
\begin{equation*}
\left\langle i_{s}(t)\right\rangle_{T_{s}}=\frac{\left\langle v_{s}(t)\right\rangle_{T_{s}}}{R_{t}\left(v_{\text {counsum }}\right)} \tag{18.74}
\end{equation*}
$$

It is further desired to avoid sensing either $i_{g}(t)$ or $v_{g}(t)$. As with other schemes, we will sense the dc output woltage $\langle v(t)\rangle_{T_{s}}$, to construct a low-bandwidth fecdback loop that balances the average input and output powers. So let us determine the relationship between $\left\langle i_{s}(t)\right\rangle_{T_{s}}$ and $\langle v(t)\rangle_{T_{s}}$ implied by Eq. (18.74). If we assume that the boost converter operates in the contimuous conduction mode, then we can write

$$
\begin{equation*}
\left\langle i_{s}(t)\right\}_{T_{s}}=d(t)\left\langle i_{g}(t)\right\}_{T_{s}} \tag{18.75}
\end{equation*}
$$

and

$$
\begin{equation*}
\left\langle v_{g}(t)\right\rangle_{T_{s}}=d^{\prime}(t)\langle v(t)\rangle_{T_{s}} \tag{18.76}
\end{equation*}
$$

Substitution of Eqs. (18.75) and (18.76) into Eq. (18.74) leads to

$$
\begin{equation*}
\langle i(t)\rangle_{T_{s}}=d(t)\left(1-d(t) \frac{\langle v(t))_{T_{s}}}{R_{e}\left(v_{\text {crivrout }}\right)}\right. \tag{18.77}
\end{equation*}
$$

The controller of Fig. 18.21 implements this equation.
The nonlinear carrier generator of Fig. 18.21 produces the parabolic wavetorm $v(t)$, given by

$$
\begin{align*}
& \nu_{c}(t)=v_{\text {controt }}\left(\frac{t}{T_{s}}\right)\left(1-\frac{t}{T_{s}}\right) \quad \text { for } 0 \leq t \leq T_{s}  \tag{18.78}\\
& \nu_{s}\left(t+T_{s}\right)=v_{s}(t)
\end{align*}
$$

This waveform is illustrated in Fig. 18.22. Note that Eq. (I8.78) resembles Eq. (18.77), with $d(t)$ replaced by $\left(t / T_{s}\right)$. The controller switches the transistor off at time $t=d T_{s}$ when the integrator voltage $v_{i}(\theta)$ is equal to the carrier waveform $v_{c}(t)$. Hence, it is true that

$$
\begin{equation*}
v_{i}\left(d T_{s}\right)=v_{s}\left(d T_{s}\right)=v_{\text {coutm }}(t) d(t)(1-d(t)) \tag{18.79}
\end{equation*}
$$

Substitution of Eq. (18.73) yields

$$
\begin{equation*}
\frac{\left\langle i_{s}(t)\right\rangle_{T_{s}}}{n C_{i} f_{s}}=v_{\text {sorrroo }}(t) d(t)(1-d(t)\} \tag{18.80}
\end{equation*}
$$

This is of the same form as Eq. (18.77). Comparison of Eqs. (18.77) and (18.80) reveals that the cmulated resistance $R_{e}$ is given by

$$
\begin{equation*}
R_{e}\left(v_{\text {conrra }}\right)=d(t)(1-d(t)] \frac{\langle v(t)\rangle_{T_{s}}}{\left\langle i_{s}(t)\right)_{T_{s}}}=\frac{\langle v(t)\}_{T_{s}}}{n C_{i} f_{s} v_{\text {cortroor }}(t)} \tag{18.81}
\end{equation*}
$$

If the do output voltage and the control voltage have negligible ac variation, then $R_{e}$ is essentially constant, and the ac line current will exhibit low harmonic distortion. So neither the input voltage nor the input current need be sensed, and input resistor emulation can be obtained in CCM boost converters by sensing only the switch current.

A simple way to generate the parabolic carrier waveform uses two integrators, as illustrated in Fig. 18.23. The slowly varying control voltage $v_{\text {contmi }}(f)$ is integrated, to obtain a ramp waveform $v_{r}(t)$ whose peak amplitude is proportional to $v_{\text {common }}(t)$. The de component of this waveform is removed, and then integrated again. The output of the second integrator is the parabolic carrier $v_{\mathrm{c}}(t)$, illustrated in Fig. 18.22 and given by Eq. (18.78). Both integrators are reset to zero before the end of each switching period


Fig. 18.23 Generation of parabolic carrier waveform by double integration.
by the clock generator. The amplitude of the parabolic canier, and hence also the emulated resistance, can be controlled by variation of $v_{\text {courmi }}(t)$.

Equations ( 18.75 ) and (18.76) are valid only when the converter operates in the continuous conduction mode. In consequence, the ac line current waveform is distorted when the converter operates in DCM. Since this occurs near the zero crossings of the ac line voltage, crossover distortion is generated. Nonetheless, the harmonic distortion is less severe than in current-programmed schemes, and it is feasible to construct universal-input rectifiers that employ the NLC control approach. Total harmonic distortion is analyzed and plotted in [28].

Nonlinear carrier control can be applied to current-programmed boost rectifiers, as well as to other rectifiers based on the buck-boost, SEPIC, Cuk, or other topologies, with either integral charge control or peak-cument-programmed control [28,29]. In these cases, a different cartier waveform must be employed. A nontincar-carricr controller in which the ac input voltage $v_{k}(t)$ is sensed, rather than the switch current $i_{s}(t)$, is described in [30].

### 18.4 SINGLE-PHASE CONVERTER SYSTEMS INCORPORATING IDEAL RECTIFIERS

An additional issue that arises in PWM rectifier systems is the control of power drawn from the ac line, the power delivered to the de load, and the energy stored in a bulk energy storage capacitor.

### 18.4. Energy Storage

It is usually desired that the de output voltage of a converter system be regulated with high accuracy. In practice, this is easity accomplished using a high-gain wide-bandwidth feedback loop. A well-regulated do output voltage $v(t)=V$ is then obtained, which has negligible ac variations. For a given constant load characteristic, the load current $I$ and the instantaneous load power $p_{\text {load }}(t)=P_{\text {tond }}$, are also constant:

$$
\begin{equation*}
p_{l u w}(t)=v(t) i(t)=V I \tag{18.82}
\end{equation*}
$$

However, the instantaneous input power $p_{a c}(t)$ of a single-phase ideal rectifier is not constant:

$$
\begin{equation*}
P_{u c}(t)=v_{g}(t) i_{g}(t) \tag{18.83}
\end{equation*}
$$

If $v_{g}(t)$ is given by Eq. (18.11), and if $i_{g}(t)$ follows Eq. (18.1), then the instantaneous input power becomes

$$
\begin{equation*}
p_{w t}(t)=\frac{V_{s t}^{2}}{R_{e}} \sin ^{2}(\omega t)=\frac{V_{w s}^{2}}{2 R_{e}}(1-\cos (2 \omega t)) \tag{18,84}
\end{equation*}
$$

which varies with time. The instantaneous input power is zero at the zero crossings of the ac input voltage. Equations (18.82) and (18.84) are illustrated in Fig. 18.24(a). Note that the desired instantaneous load power $p_{l o a d}(t)$ is not equal to the desired instantaneous rectifier input power $p_{s u}(t)$. Some element within the rectifier system must supply or consume the difference between these two instantaneous powers.

Since the ideal rectifier does not consume or generate power, nor does it contain significant internal energy storage, it is necessary to add to the system a low-frequency energy storage element such

Fig. 18.24 Waveforms of a singlephase ideal rectifier system: (a) pulsating ac inpul power $p_{a c}(t)$, and constant de load power $P_{\text {tacad }}$; (b) energy storage capacitor voltage $v_{c}(t)$.
(a)

(b)

as an electrolytic capacitor. The difference between the instantaneous input and load powers flows through this capacitor.

The waveforms of rectifier systems containing reactive elements can be determined by solution of the rectifier energy equation [36,37]. If the energy storage capacitor $C$ is the only system element capable of significant low-frequency energy storage, then the power $p_{C}(t)$ flowing into the capacitor is equal to the difference between the instantaneous input and output powers:

$$
\begin{equation*}
P_{c}(t)=\frac{d E_{C}(t)}{d t}=\frac{d\left(\frac{1}{2} C v_{c}^{2}(t)\right)}{d t}=p_{u c}(t)-P_{t o u}(t) \tag{18.85}
\end{equation*}
$$

where $C$ is the capacitance, $v_{C}(t)$ is the capacitor voltage, and $E_{C}(t)$ is the energy stored in the capacitor, Hence as illustrated in Fig. 18.24(b), when $p_{a c}(t)>p_{\text {Ifad }}(t)$ then energy flows into the capacitor, and $v_{C}(t)$ increases. Likewise, $v_{C}(t)$ decreases when $p_{a c}(t)<p_{\text {toad }}(t)$. So the capacitor voltage $v_{c}(t)$ must be allowed to increase and decrease as necessary to store and release the required energy. In steady-state, the average values of $p_{a c}(f)$ and $p_{\text {load }}(f)$ must be equal, so that over one ac line cycle there is no net change in capacitor stored energy.

Where can the energy storage capacitor be placed? It is necessary to separate the energy storage capacitor from the regulated do output, so that the capacitor woltage is allowed to independently vary as illustrated in Fig. 18.24(b). A conventional means of accomplishing this is illustrated in Fig. 18.25. A second dc-de converter is inserted, between the energy storage capacitor and the regulated de load. A wide-bandwidth feedback loop controls this converter, to attain a well-regulated do load voltage. The capacitor voltage $v_{c}(t)$ is allowed to vary. Thus, this system configuration is capable of (1) wide-bandwidth control of the ac line current waveform, to attain unity power factor, (2) internal low-frequency energy storage, and (3) wide-bandwidth regulation of the dc output voltage. It is also possible to integrate these functions into a single converter, provided that the required low-frequency independence of the input, output, and capacitor voltages is maintained [38].

The energy storage capacitor also allows the system to function in other situations in which the instantaneous input and output powers differ. For example, it is commonly required that the output volt-


Fig. 18.25 Elements of a single-phase-ac to de power supply, in which the ac line current and do load voltage are independently regulated with high bandwidth. An internal independent energy storage capacitor is required.
age remain regulated during ac line vollage failures of short duration. The hoid-up time is the duration that the output voltage $v(t)$ remains regulated after $v_{u t}(t)$ has become zero. A typical requirement is that the system continue to supply power to the load during one complete missing ac line cycle, that is, for 20 msec in a 50 Hz system. During the hold-up time, the load power is supplied entirely by the energy storage capacitor. The value of capacitance should be chosen such that at the end of the hold-up time, the capacitor voltage $v_{c}(t)$ exceeds the minimum value that the dc-dc converter requires to produce the desired load voltage.

The encrgy storage function could be performed by an element other than a capacitor, such as an inductor. However, use of an inductor is a poor choice, becanse of its high weight and cost. For example, a $100 \mu \mathrm{~F} 100 \mathrm{~V}$ electrolytic capacitor and a $100 \mu \mathrm{H} 100 \mathrm{~A}$ inductor can cach store 1 Joule of energy. But the capacitor is considerably smaller, lighter, and less expensive.

A problem introduced by the energy storage capacitor is the large inrush carrent observed during the system turn-on transient. The capacitor voltage $v_{C}(t)$ is initially zero; substantial amounts of charge and energy are required to raise this voltage to its equilibrium value. The boost converter is not capable of limiting the magnitude of the resulting inrush current: even when $d(t)=0$, a large current flows through the boost converter diode to the capacitor, as long as the converter output voltage is less than the input voltage. Some additional circuitry is required to limit the inrush current of the boost converter. Converters having a buck-boost type conversion ratio are inherently capable of controling the inrush current. This advantage comes al the cost of additional switch stress.

It is also possible to design the ideal rectifier to operate correctly when connected to utility power systems anywherc in the world. Universal input rectifiers can operate with nominal ac rms voltage magnitudes as low as the 100 V encountered in a portion of Japan, or as high as the 260 V found in westem Australia, with ac line frequencies of either 50 Hz or 60 Hz . Regardless of the ac input voltage, the universal-input rectifier produces a constant nominal de output volage $V_{C}$.

Let us now consider in more detail the low-frequency energy stotage process of the system of Fig. 18.25. Let us assume that the de-de converter contains a controller having bandwidth much greater than the ac line frequency, such that the load voltage contains negligible low-frequency variations. A low-frequency model of the dc-dc converter is then as illustrated in Fig. 18.26. The dc-de converter produces constant voltage $v(t)=V$, modeled by a voltage source as shown. This causes the load to draw constant current $i(t)=I$, leading to load power $p_{\text {loud }}(t)=P_{\text {thudd }}$. To the extent that converter losses can be neglected, the dc-de converter input port draws power $P_{\text {toad }}$, regardless of the value of $v_{c}(t)$. So the $\mathrm{dc}-\mathrm{dc}$ converter input port can be modeled as a constant power sink, of value $P_{\text {toad }}$.

The model of Fig. 18.26 implies that the difference between the roctifier power $p_{a c}(t)$ and the load power $P_{\text {load }}$ flows into the capacitor, as given by Eq. (18.85). The capacitor voltage increases when $p_{a c}(t)$ exceeds $P_{\text {loud }}$, and decreases when $p_{a c}(t)$ is less than $P_{\text {ioad }}$. In steady state, the average values of $p_{a c}(t)$ and $P_{\text {Imad }}$ must be equal. But note that $p_{a c}(t)$ is determined by the magnitudes of $v_{a c}(t)$ and $R_{e}$, and


Fig. 18.26 Low-frequency equivalent circuit of the system of Fig. 18.25.
not by the load. The system of Fig. 18.26 contains no mechanism to cause the average rectifier power and load power to be equal. In consequence, it is necessary to add an additional control system that adjusts $R_{e}$ as necessary, to cause the average rectifier output power and dc-dc converter input power to balance. The conventional way to accomplish this is simply to regulate the de component of $v_{c}(t)$.

A complere system containing ideal rectification, energy storage, and wide-bandwidth output voltage regulation is illustrated in Fig. 18.27. This system incoporates the boost converter and controller of Fig. 18.5, as well as a generic dc-dc converter with output voltage feedback. In addition, the system contains a low-bandwidh feedback loop, which regulates the dc component of the energy-storage capacitor voltage to be equal to a reference voltage $v_{\text {ref } 2}$. This is accomplished by slow variations of $v_{\text {control }}(t)$ and $R_{e}$. This controller should have sufficiently small loop gain at the even harmonics of the ac line frequency, so that variations in $R_{e}$ are much slower than the ac line frequency.

Increasing the bandwidth of the energy storage capacitor voltage controller can lead to significant ac line curtent harmonics. When this controller bas wide bandwidth and high gain, then it varies $R_{e}(t)$ quickly, distorting the ac line current wavcform. In the extreme limit of perfect regulation of the


Fig. 18.27 A complete de power supply system incorporating a near-ideal single-phase boost rectifier system, energy storage capacitor, and dc-de converter. Wide-batdwidth feedback loops regulate the ac line current waveform and the de toad voltage, and a slow feedback loop regulates the energy storage capacitor voltage.


Fig. 18.28 Ac line current waveform of the single-phase ideal rectifier with output voltage feedback, when it supplies constant instantaneous power to a de load. The THD tends to infinity, and the power factor tends to zero.
energy storage capacitor voltage $v_{C}(t)=V_{C}$, then the capacitor stored energy is constant, and the instantaneous input ac line power $p_{\text {ace }}(t)$ and load power $p_{\text {tond }}(t)$ are equal. The controller prevents the energystorage capacitor from performing its low-frequency energy storage function. The ac line current then becomes

$$
\begin{equation*}
i_{\omega c}(t)=\frac{p_{a c}(t)}{v_{\omega c}(t)}=\frac{p_{\text {loge }}(t)}{v_{a t}(t)}=\frac{P_{\text {Igut }}}{V_{M} \sin (\omega t)} \tag{18.86}
\end{equation*}
$$

This waveform is sketched in Fig. 18.28. In this idealized limiting case, the ac line current tends to infinity at the zero crossings of the ac line voltage waveform, such that the instantaneous input power is constant. It can be shown that the THD of this cument waveform is infinite, and its distortion factor and power factor are zero. So the bandwidth of this controller should be limited.

The energy storage capacitor voltage ripple can be found by integration of Eq. (18.85). Under steady-state conditions, where the average value of $p_{\text {at }}(t)=P_{\text {lmad }}$, integration of Eq . ( 18.85 ) yields

$$
\begin{equation*}
E_{C}(t)=\frac{1}{2} C v_{C}^{2}(t)=E_{C}(0)+\int_{0}^{1}\left(-P_{\mathrm{troda}} \cos (2 \omega t)\right) d t \tag{18.87}
\end{equation*}
$$

where $\omega$ is the ac line frequency. Evaluation of the integral leads to

$$
\begin{equation*}
E_{c}(t)=E_{c}(0)-\frac{P_{t w a t} \sin (2 \omega t)}{2 \omega} \tag{18.88}
\end{equation*}
$$

Thercfore, the capacitor voltage waveform is

$$
\begin{equation*}
r_{C}(t)=\sqrt{\frac{2 E_{C}(t)}{C}}=\sqrt{v_{C}^{2}(0)-\frac{P_{1 \text { wad }}}{\omega C} \sin (2 \omega t)} \tag{18.89}
\end{equation*}
$$

It can be verified that the rms value of this waveform is $V_{C, m_{m}}=v_{C}(0)$. Hence, Eq. (18.89) can be written

$$
\begin{equation*}
v_{C}(t)=V_{C m s s} \sqrt{1-\frac{P_{\text {towi }}}{0 C V_{C, r n s}^{2}} \sin (2(w)} \tag{18.90}
\end{equation*}
$$

This waveform is sketched in Fig. 18.24 (b). The minimum and maximum values of the capacitor voltage occur when sin $(2 \omega t)$ is equal to 1 and -1 , respectively. Therefore, the peak-to-peak capacitor voltage rip-
ple is

$$
\begin{equation*}
2 \Delta v_{C}=V_{C \text { russ }}\left[\sqrt{1+\frac{P_{\text {troud }}}{\omega C V_{C \text { mus }}^{2}}}-\sqrt{1-\frac{P_{\text {laud }}}{\omega C V_{C, \text { mus }}^{2}}}\right)=\frac{P_{\text {lowd }}}{\omega C V_{C, m s}} \tag{18,91}
\end{equation*}
$$

The approximation is valid for $P_{\text {taut }} /\left(\omega C V_{c, m, s}^{2}\right)$ sufficiently less than one, a condition that is satisfied whenever the ac voltage ripple is sulficiently less than $V_{C_{\text {ims }}}$.

### 18.4.2 Modeling the Outer Low-Bandwidth Control System

As discussed above, the outer low-bandwidth controller, which varies the emulated resistance as necessary to balance the average ac input and de load powers, is common to all near-ideal rectifier systems. For design of this controller, the rectifier can be modeled using the loss-free resistor (LFR) model. Perturbation and linearization of the LFR leads to a small-signal equivalent circuit that predicts the refevant small-signal transfer functions. Such a model is derived in this section [2,39,40].

It is desirable to stabilize the rectifier output voltage against variations in load power, ac line voltage, and component characteristics. Hence, a voltage feedback loop is necessary. As discussed in Section 18.4.1, this loop cannot attempt to remove the capacitor voltage ripple that occurs at the second harmonic of the ac line frequency, $2 \omega$, since doing so would require that $R_{e}(t)$ change significantly at the second harmonic frequency. This would introduce siguificant distortion, phase shift, and power factor degradation into the ac line current waveform. In consequence this loop must have sufficiently small gain at frequency 20 , and hence its bandwidth must be low. Therefore, for the purposes of designing the lowbandwidth outer control loop, it is unnecessary to model the system high-frequency behavior. It can be assumed that any inner wide-bandwidth controller operates ideally at low frequencies, such that the ideal rectifier model of Fig. 18.29 (a) adequately represents the low-frequency system behavior.

A small-signal model is derived here that correctly predicts the control-to-output transfer function and output impedance of any rectificr system that can be modeled as a loss-free resistor. The model neglects the complicating effects of high-frequency switching ripple, and is valid for control variations at frequencies sufficiently less than the ac line frequency. Both resistive and dc-de converter/regulator loads are treated.

The steps in the derivation of the smail-signal ac model are summarized in Fig. 18.29. Figure 18.29 (a) is the basic ideal rectifer model, in which the converter high frequency switching ripple is removed via averaging over the switching period $T_{s}$, but waveform frequency components slower than the switching frequency are corectly modeled, including the 20 second-harmonic and de componenis of output voltage. It is difficult to use this model in design of the feedback loop because it is highly nonlinear and time-varying.

If the ac input vollage $v_{g}(t)$ is

$$
\begin{equation*}
v_{s}(t)=\sqrt{2} v_{p, \ldots m s}|\sin (\omega t)| \tag{18.92}
\end{equation*}
$$

then the model of Fig. $18.29\left(\right.$ a) predicts that the instantaneous output power $\langle p(t)\rangle_{T_{s}}$ is
(a)

(b)


Rectifier output port
(c)


Rectifier output port
(d)


Fig. 18.29 Steps in the derivation of low-frequency small-signal rectifer model: (a) large-signal LFR model, averaged over one switching period $T_{s}$; (b) separation of power soutce into its constant and time-varying components; (c) removal of second-harmonie components by averaging over one-half of the ac line period. $T_{22}$; (d) smallsignal model obtained by perturbation and linearization of Fig. 18.29(c).


Fig. 18.30 Removal of componeuts of $v(t)$ at the harmonics of the ac line frequency, by averaging over one-half of the ac line period. $T_{2 L}$.

The output power is comprised of a constant term $v_{g . m_{3}}^{2} / R_{r}$, and a term that varies at the second harmonic of the ac line frequency. These two terms are explicitly identified in Fig. 18.29(b).

The second-harmonic variation in $\langle p(t)\rangle_{r_{s}}$ leads to time-varying system equations, and slow variations in $v_{\text {contro }}(9)$ lead to an output voltage spectrum containing components not only at the frequencies present in $v_{\text {conror }}(d)$, but also at the even harmonics of the ac line frequency and their sidebands, as well as at the switching frequency and its harmonics and sidebands. It is desired to model only the lowfrequency components excited by slow variations in $v_{\text {confol }}(0)$, the load, and the ac line voltage amplitude $v_{g, r m s}$. The even harmonics of the ac line frequency can be removed by averaging over one-half of the ac line period

$$
\begin{equation*}
T_{2 L}=\frac{1}{2} \frac{2 \pi}{0}=\frac{\pi}{0} \tag{18,94}
\end{equation*}
$$

Hence, we average over the switching period $T_{s}$ to remove the switchiug harmonics, and then average again over one-half of the ac line period $T_{Z L}$ to remove the even harmonics of the ac line frequency. The resulting model is valid for frequencies sufficiendy less than the ac line frequency $\omega$. Averaging of the rectifier output voltage is illustrated in Fig. 18.30 : averaging over $T_{2 L}$, removes the ac line frequency harmonics, leaving the underlying low-frequency variations. By averaging the model of Eig. 18.29(b) over $T_{2 t}$, we obtain the model of Fig. 18.29 (c). This step removes the second-harmonic variation in the power source.

The equivalent circuit of Fig. 18.29(e) is time-invariant, but nonlinear. We can now perturb and linearize as usual, to construct a small-signal ac model that describes how slow variations in $v_{\text {control }}(f)$, $v_{g, r m s,}$, and the load, affect the rectifier output waveforms. Let us assume that the averaged output voltage $\langle v(\rho)\rangle_{T_{2}}$, rectifier averaged output current $\left\langle i_{2}(f)\right\rangle_{T_{12}}$, rms line voltage amplitude $v_{g, m, s}$, and control voltage $v_{\text {convom }}(t)$, can be represented as quiescent vaiues plus small slow variations:

$$
\begin{align*}
& \langle v(t)\rangle_{T_{2 L}}=V+\hat{i}(f) \\
& \left\{i_{2}(t)\right\}_{T_{2 l}}=I_{2}+\hat{i}_{2}(t)  \tag{18.95}\\
& v_{g, \mathrm{mmi}}=V_{y, m m s}+\hat{v}_{\text {g }, \text { max }}(t) \\
& v_{\text {coatrow }}(t)=V_{\text {cerlred }}+\hat{v}_{\text {consem }}(t)
\end{align*}
$$

with

$$
\begin{align*}
& V>|n(t)| \\
& I_{2} \geqslant\left|i_{2}(t)\right|  \tag{18.96}\\
& v_{s, n, m, r} \geqslant\left|\hat{v}_{s, m o s t}(t)\right| \\
& V_{\text {conirol }} \geqslant\left|\hat{v}_{\text {canrma }}(t)\right|
\end{align*}
$$

In the averaged model of Fig. $18.29(\mathrm{c}),\left\langle i_{2}(t)\right\rangle_{T_{11}}$ is given by

$$
\begin{align*}
& \left\langle i_{2}(\theta)\right\rangle_{T_{2 L}}=\frac{\langle p(\theta)\rangle_{T_{2 L}}}{\langle v(t)\rangle_{T_{2 L}}}=\frac{{h_{g}^{2}, \text { wns }}_{2}(t)}{R_{e}\left(v_{\text {conrow }}(t)\right)\langle v(t)\rangle_{T_{2 L}}}  \tag{18.97}\\
& =f\left(v_{g, m s m}(t),\langle v(t)\rangle_{2 l}, v_{\text {courrous }}(t)\right)
\end{align*}
$$

This equation resembles DCM buck-boost Eq. ( 1.45 ), and linearization proceeds in a similar manner. Expansion of Eq. (18.97) in a three-dimensional Taylor series about the quiescent operating point, and elimination of higher-order nonlinear terms, leads to

$$
\begin{equation*}
\hat{i}_{2}(t)=s_{2} \hat{v}_{y, m s}(t)+j_{2} \hat{v}_{\text {courmu }}(t)-\frac{\hat{v}(t)}{r_{2}} \tag{18.98}
\end{equation*}
$$

where

$$
\begin{align*}
& g_{2}=\left.\frac{d f\left(v_{g, n, m}, V_{1} V_{\text {comrol }}\right)}{d v_{g, m, s}}\right|_{V_{k, m n}=V_{g, m u}}=\frac{2}{R_{i}\left(V_{\text {control }}\right)} \frac{V_{g, n, m s}}{V} \tag{18.99}
\end{align*}
$$

A small-signal equivalent circuit based on Eq. (18.98) is given in Fig. 18.29(d). Expressions for the parameters $g_{2}, j_{2}$, and $r_{2}$ for several controllers are listed in Table 18. L This model is valid for the conditions of Eq. (18.96), with the additional assumption that the output voltage ripple is sufficiently small. Figure 18.29 (d) is useful only for detemining the various ac transfer functions; no information regarding de condtions can be inferted. The ac resistance $r_{2}$ is derived from the slope of the average value of the power source output characteristic, evaluated at the quiescent operating point. The other coefficients, $j_{2}$ and $g_{2}$, are also derived from the slopes of the same characteristic, taken with respect to $v_{\text {commo }}(i)$ and $v_{g, m x}$ and evaluated at the quiescent operating point. The resistance $R$ is the incremental resistance of the load, evaluated at the quiescent operating point. In the boost converter with hysteretic control, the transistor on-time ton replaces $v_{\text {coutrol }}$ as the control input; likewise, the transistor duty cycle $d$ is taken as the

Table 18.1 Small-signal model parameters for several types of rectifier control schemes

| Controllger type | $g_{2}$ | $j_{2}$ | $r_{2}$ |
| :---: | :---: | :---: | :---: |
| Average current control with feedforward, Fig. 18.14 | 0 | $\frac{P_{u r}}{V V_{c \text { curral }}}$ | $\frac{v^{2}}{P_{u v}}$ |
| Current-programmed control, Fig. 18.16 | $\frac{2 P_{w \underline{p}}}{W_{p m, r}}$ | $\frac{P_{i z}}{V V_{\text {corriol }}}$ | $\frac{V^{2}}{P_{\mathrm{av}}}$ |
| Nonlinear-carrier charge control of boost rectifier, Etg. 18.21 | $\frac{2 P_{i w}}{V V_{g, m y}}$ | $\frac{P_{\text {cu }}}{W V_{\text {contop }}}$ | $\frac{V^{2}}{2 P_{z v}}$ |
| Boost with critical conduction mode control, Fig. 18.20 | $\frac{2 P_{\alpha w}}{V V_{g, m s}}$ | $\frac{P_{\text {ab }}}{W V_{\text {comicul }}}$ | $\frac{V^{2}}{P_{a}^{2}}$ |
| DCM buck-boost, flyback, SEPIC, or Ćak converters | $\frac{2 P_{u v}}{V V_{\mathrm{g}, \mathrm{mps}}}$ | $\frac{2 P_{a w}}{V D}$ | $\frac{V^{2}}{P_{a v}^{2}}$ |

control input to the DCM buck-boost, flyback, SEPIC, and Cuk converters. Harmonics are ignored for the current-progrimmed and NLC controllers; the expressions given in Table 18.1 assume that the converter operates in CCM with negligible harmonics.

The control-to-output transfer function is

$$
\begin{equation*}
\frac{\hat{v}(s)}{\hat{i}_{\text {corrac }}(s)}=j_{2} R \| r_{2} \frac{1}{1+s C R \| r_{2}} \tag{18.102}
\end{equation*}
$$

The line-to-output transfer function is

$$
\begin{equation*}
\frac{R(s)}{\hat{t}_{s, m m}(s)}=s_{2} R \| r_{2} \frac{1}{1+s C R \| r_{2}} \tag{18.103}
\end{equation*}
$$

Thus, the small-signal transfer functions of the high quality rectifier conlain a single pole, ascribable to the outpur filter capactor operating in conjunction with the incremental load resistance $R$ and $r_{2}$, the effective output resistance of the power source. Although this model is based on the ideal rectifier, its form is similar to that of the de-de DCM buck-boost converter ac model of Chapter 11. This is natural, because the DCM buck-boost converler is itself a natural loss-free resistor. The major difference is that the ims value of the ac input voltage must be used, and that the second harmonic components of $r_{2}, j_{2}$, and $g_{2}$ must additionally be removed via averaging. Nonctheless, the equivalent circuit and ac transfer functions are of similar form.

When the rectifier drives a regulated dc-dc converter as in Fig. 18.25, then the dc-dc converter presents a constant power load to the rectifier, as illustrated in Fig. 18.26. In equilibrium, the rectifier and dc-dc converter operate with the same average power $P_{a v}$ and the same dc voltage $V$. The incremental resistance $R$ of the constant power load is negative, and is given by

$$
\begin{equation*}
R=-\frac{V^{2}}{P_{u v}} \tag{18.104}
\end{equation*}
$$

which is equal in magnitude but opposite in polarity to the rectifier incremental outpul resistance $r_{2}$, for all controllers except the NLC controller. The parallel combination $r_{2} \| R$ then tends to an open circuit, and the control-to-output and line-to-output transfer functions becone

$$
\begin{equation*}
\frac{\hat{v_{i}}(g)}{\hat{v}_{\text {corrrum }}(s)}=\frac{j_{2}}{y C} \tag{18.105}
\end{equation*}
$$

and

$$
\begin{equation*}
\frac{\hat{v}(s)}{\hat{f}_{g, m m}(f)}=\frac{g_{2}}{g C} \tag{18.106}
\end{equation*}
$$

In the case of the NLC controller, the parallel combination $r_{2} \| R$ becomes equal to $r_{2} / 2$, and Eqs. (18.102) and (18.103) continue to apply.

### 18.5 RMS VALUES OF RECTIFIER WA VEFORMS

To correctly specify the power stage elements of a near-ideal rectifier, it is necessary to compute the root-mean-square yalues of their currents. A typical waveform such as the transistor current of the boost converter (Fig. 18.31 ) is pulse-width modulated. with both the duty cycle and the peak amplitude varying with the ac input voltage. When the switching frequency is much latger than the ac line frequency, then the rms value can be well-approximated as a double integral. The square of the current is integrated first to find its average over a switching period, and the result is then integrated to find the average over the ac line period.

Computation of the rms and average values of the waveforms of a PWM rectificr can be quite tedious, and this can impede the effective design of the power stage components. In this section, several approximations are developed, which allow relatively simple analytical expressions to be written for the rms and average values of the power stage currents, and which allow comparison of converter approaches $[14,41]$. The transistor current in the boost rectifier is found to be quite low.

The rms value of the transistor current is defined as

$$
\begin{equation*}
I_{0, \mathrm{mb}}=\sqrt{\frac{1}{T_{\mathrm{ur}}} \int_{0}^{T_{\mathrm{ur}}} i_{Q}^{2}(r) d t} \tag{18.107}
\end{equation*}
$$

where $T_{a c}$ is the period of the ac line waveform. The integral can be expressed as a sum of integrals over all of the switching periods contained in one ac lite period:

$$
\begin{equation*}
I_{Q r n s}=\sqrt{\frac{1}{T_{a c}} T_{s} \sum_{n=1}^{T_{s} i T_{s}}\left(\frac{1}{T_{\Delta}} \int_{\left(n-1 T_{s}\right.}^{n_{s}} i_{Q}^{2}(t) d t\right)} \tag{18.108}
\end{equation*}
$$



Fig. 18.31 Modulated transistor current waveform, boost rectifier.
where $T_{s}$ is the switching period. The quantity inside the parentheses is the value of $i_{Q}^{2}$ averaged over the $n^{\text {th }}$ switching period. The summation can be approximated by an integral in the case when $T_{s}$ is much less than $T_{a t}$. This approximation conresponds to taking the limit as $T_{s}$ tends to zero, as follows:

$$
\begin{align*}
& =\sqrt{\frac{1}{T_{e c}} \int_{0}^{T_{u c}} \frac{1}{T_{s}} \int_{i}^{\left(1+T_{s}\right.} i_{i}^{2}(\tau) d \tau d t}  \tag{18.109}\\
& =\sqrt{\left(\left\langle l_{Q}^{2}(t)\right\rangle_{T_{s}}\right\rangle_{T_{\text {uc }}}}
\end{align*}
$$

So $i_{Q}^{2}(t)$ is first averaged over one switching period. The resull is then averaged over the ac line period, and the square root is taken of the result.

### 18.5.1 Boust Rectifier Example

For the boost rectifier, the transistor current $i_{Q}(t)$ is equal to the input current when the transistor conducts, and is zero when the transistor is off. Thercfore, the average of $i_{\rho}^{2}(t)$ over one switching period is

$$
\begin{align*}
\left\langle\left\langle_{\partial}^{2}\right\rangle_{T_{s}}\right. & =\frac{1}{T_{s}} \int_{i}^{T+T_{s_{i}}^{i}(t) d t}  \tag{18.110}\\
& =d(t))_{d i}^{z}(t)
\end{align*}
$$

If the input volage is given by

$$
\begin{equation*}
\mathrm{v}_{a t}(t)=v_{w}|\sin \cot | \tag{18.111}
\end{equation*}
$$

then the input current will be

$$
\begin{equation*}
l_{m e}(t)=\frac{V_{M}}{R_{e}}|\sin \omega t| \tag{18.112}
\end{equation*}
$$

where $R_{e}$ is the emulated resistance. With a constant output voltage $V$, the transistor duty cycle must obey the relationship

$$
\begin{equation*}
\cdot \frac{V}{v_{u c}(t)}=\frac{1}{\mathrm{I}-d(t)} \tag{18.113}
\end{equation*}
$$

This assumes that the converter dynamics are fast compared to the ac line frequency. Substitution of Eq. (18.111) into (18.113) and solution for $d(t)$ yields

$$
\begin{equation*}
d(t)=i-\frac{V_{M}}{V}|\sin \omega t| \tag{I8.114}
\end{equation*}
$$

Substitution of Eqs. (18.112) and (18.114) into Eq. (18.110) yields the following expression

$$
\begin{equation*}
\left\langle i_{Q}^{2}\right\rangle_{T_{s}}=\frac{V_{M}^{2}}{R_{e}^{2}}\left(\left.1-\frac{V_{M}}{V}|\sin \omega| \right\rvert\,\right) \sin ^{2}(\omega t) \tag{18.115}
\end{equation*}
$$

One can now plug this expression into Eq. (18.109):

$$
\begin{align*}
I_{Q m u s} & =\sqrt{\frac{1}{T_{w c}} \int_{d}^{T_{a c}}\left\langle\left\langle i_{d}^{2}\right\rangle_{T_{u}} d t\right.} \\
& =\sqrt{\frac{1}{T_{u c x}} \int_{0}^{T_{w e}} \frac{V_{u t}^{2}}{R_{u}^{2}}\left(1-\frac{V_{u}}{V}|\sin \omega t|\right) \sin ^{2}(\omega t) d t} \tag{18.116}
\end{align*}
$$

which can be further simplified to

$$
\begin{equation*}
I_{Q m a s}=\sqrt{\frac{2}{T_{u c}} \frac{V_{M}^{2}}{R_{v}^{2}} \int_{0}^{T_{a k} / 2}\left(\sin ^{2}(\omega t)-\frac{V_{M H}}{V} \sin ^{3}(\omega t)\right) d t} \tag{18.117}
\end{equation*}
$$

This involves integration of powers of $\sin (0)$ ) over a complete half-cycle. The integral can be evaluated with the help of the following formula:

$$
\frac{1}{\pi} \int_{0}^{\pi} \operatorname{spn}(0) d 0= \begin{cases}\frac{2}{\pi} \frac{2 \cdot 4 \cdot 6 \cdots(n-1)}{1 \cdot 3 \cdot 5 \cdots n} & \text { if } n \text { is odd }  \tag{18.118}\\ \frac{1 \cdot 3 \cdot 5 \cdots(n-1)}{2 \cdot 4 \cdot 6 \cdots n} & \text { if } n \text { is cven }\end{cases}
$$

This type of integral commonly arises in rms calculations involving PWM rectifiers. The values of the integral for several choices of $n$ are listed in Table 18.2. Evaluation of the integral in Eq. (18.117) using Eq. (18.118) leads to the following result:

$$
\begin{equation*}
I_{g_{\text {mus }}}=\frac{V_{M H}}{\sqrt{2} R_{e}} \sqrt{1-\frac{8}{3 \pi} \frac{V_{M}}{V}}=I_{a c, m n s} \sqrt{1-\frac{8}{3 \pi} \frac{V_{M}}{V}} \tag{18.119}
\end{equation*}
$$

It can be seen that the rms transistor curtent is minimized by choosing the outpot voltuge $V$ to be as small as possible. The

Table 18.2 Solution of the integral of Eq. ( 18.118 ), for several values of $n$

| $n$ | $\frac{1}{\pi} \int_{0}^{\pi} \sin ^{4}(\theta) d \theta$ |
| :---: | :---: |
| 1 | $\frac{2}{\pi}$ |
| 2 | $\frac{1}{2}$ |
| 3 | $\frac{4}{3 \pi}$ |
| 4 | $\frac{3}{8}$ |
| 5 | $\frac{16}{15 \pi}$ |
| 6 | $\frac{15}{48}$ | best that can be done is to choose $V=V_{i A}$, which leads to

$$
\begin{equation*}
I_{0 \mathrm{mms}}=0.39 I_{\mathrm{nc} \mathrm{mms}} \tag{18.120}
\end{equation*}
$$

Larger values of $V$ lead to a larger rms transistor curent.
A similar analysis for the ms diode coment leads to the following expression

$$
\begin{equation*}
I_{i v m s}=i_{N G}=\sqrt{\frac{8}{3 \pi} \frac{V_{M}}{V}} \tag{18.121}
\end{equation*}
$$

The choice $V=V_{M}$ maximizes the rms diode current, with the result

$$
\begin{equation*}
I_{D \mathrm{mms}}=0.92 I_{a c \mathrm{cns}} \tag{18.122}
\end{equation*}
$$

Larger values of $V$ lead to smaller rms diode curtent.
Average currents can be computed in a similar way. The results are

$$
\begin{align*}
& I_{Q u v}=I_{a c r m a s} \frac{2 \sqrt{2}}{\pi}\left(1-\frac{\pi}{8} \frac{V_{M}}{V}\right)  \tag{18.123}\\
& I_{\text {Dav }}=I_{u c r m a s} \frac{V_{4}}{2 \sqrt{2} V}
\end{align*}
$$

Expressions for ms, average, and peak currents of the power stage components of the continuous conduction mode boost converter are summarized in Table 18.3. Expressions are also tabulated for flyback and SEPIC topologies, operating in the continuous conduction mode. In the case of the flyback converter, an $L_{1}-C_{1}$ input filter is also included. In all cases, the effects of switching ripple are neglected.

### 18.5.2 Comparison of Single-Phase Rectifier Topologies

When isolation is not a rectifier requirement, and when it is acceptable that the dc output voltage be marginally larger than the peak ac input voltage, then the boost converter is a very effective approach. For example, consider the design of a 1 kW rectiffer operating from the $240 \mathrm{~V}_{\text {rms }}$ input line voltage. If the converter efficiency and power factor are both approximately unity, then the rms iuput current is $I_{m s}=(1000 \mathrm{~W}) /(240 \mathrm{~V})=4.2 \mathrm{~A}$. The de output voltage is chosen to be 380 V , or slightly larger than the peak ac input voltage. By use of Eq. (18.119), the rms transistor curment is found to be 2 A . This is quite a low value-less than half of the rms input current, which demonstrates how effectively the converter utilizes the power switch. The rms diode curent is 3.6 A , and the transistor and diode blocking voltages are 380 V . Wuth a 120 A ac input voltage, the transistor and diode ims cuments increase to 6.6 A and 5.1 $A$, respectively.

The only real drawback of the boost converter is its inability to limit innush currents. When the do output voltage is less than the instantaneous input voltage, the control circuit of the boost rectifier loses control of the inductor current waveform. A very large inrush current occurs when the de output capacitor is initially charged. Additional circuitry must be employed to limit the magnitude of this current.

Buck-boost, SEPIC, and Cuk topologies can be used to solve the inrush current problem. Since these converters have a $d /(1-d)$ conversion ratio, their waveforms can be controlled when the output voltage is any positive value. But the price paid for this capability is increased component stresses. For the same 1 kW rectifier with 240 Vrms ac input and 380 V output, the transistor rms current and peak voltage of the nonisolated SEPIC are 5.5 A and 719 V . The tms diode current is 4.85 A . The semiconductor voltage stresses can be reduced by reducing the output voltage, at the expense of increased ms currents. With a 120 V ac input voltage, the transistor and diode rms cuments increase to 9.8 A and 6.1 A , respectively.

Isolation can also be obtained in the SEPIC and other topologies, as discussed in Chapter 6. The tums ratio of the isolation transformer can also be used to reduce the primary-side currents when the de output voltage is low. But the transformer winding rms currents are higher than those of a de-de contverter, because of the pulsating (twice-line-frequency) power flow. For the $1 \mathrm{~kW}, 240 \mathrm{~V}$ ac input SEPIC example, with a 42 V 23.8 A dc load, and a $4: 1$ transformer tums ratio, the rms transformer currents are 5.5 A (primary) and 36.4 A (secondary). The rms transistor current is 6.9 A . At 120 V ac input voltage,

Table 18.3 Summary of rectifier current stresses for several converter topologies

|  | rms | Average | Peak |
| :---: | :---: | :---: | :---: |
| CCM boost |  |  |  |
| Transistor | $I_{\text {ar rms }} \sqrt{1-\frac{8}{3 \pi} \frac{V_{M}}{V}}$ | $I_{\text {ac. mas }} \frac{2 \sqrt{2}}{\pi}\left(1-\frac{\pi}{8} \frac{V_{M}}{V}\right)$ | $l_{\text {ac mus }} \sqrt{2}$ |
| Diode | $I_{d c} \sqrt{\frac{16}{3 \pi} \frac{V}{V_{M}}}$ | $I_{\text {dic }}$ | $2 I_{s c} \frac{V}{V_{M}}$ |
| Inductor | $I_{\text {scrans }}$ | $I_{\text {ac mas }} \frac{2 \sqrt{2}}{\pi}$ | $I_{u c \times \mathrm{mss}}{ }^{2}$ |

CCM flyback, with $n: 1$ isolation transformer and input filter

| Tranststor, xfnt primary | $I_{u c \mathrm{~ms}} \sqrt{1+\frac{8}{3 \pi} \frac{V_{M}}{n V}}$ | $I_{\text {ci } / 7 m s} \frac{2 \sqrt{2}}{\pi}$ | $l_{a c \mathrm{mas}} \times \sqrt{2}\left(1+\frac{V_{M}}{n V}\right)$ |
| :---: | :---: | :---: | :---: |
| $L_{\text {}}$ | $J_{a c r m s}$ | $l_{\text {ac } c m m} \frac{2 \sqrt{2}}{\pi}$ | $l_{a c \cdot \mathrm{mss}} \sqrt{2}^{2}$ |
| $C_{1}$ | $l_{a c m s} \sqrt{\frac{8}{3 \pi} \frac{V_{M}}{n} V^{\prime}}$ | 0 | $\lambda_{n G \mathrm{mss}} \sqrt{2} \max \left(1, \frac{V^{\prime 4}}{n} \frac{1}{V}\right)$ |
| Diode, xfinr secondary | $l_{d c} \sqrt{\frac{3}{2}+\frac{16}{3 \pi} \frac{n V}{V_{M}}}$ | $I_{d c}$ | $2 l_{\text {ck }}\left(1+\frac{n V}{V_{M}}\right)$ |
| CCM SEPIC, nonisolated |  |  |  |
| Transistor | $I_{u c \mathrm{mas}} \sqrt{1+\frac{8}{3} \frac{8}{4} \cdot \frac{V}{V}}$ | $I_{u c} \mathrm{mmi} \frac{2 \sqrt{2}}{\pi}$ | $I_{u c}$ cmavis $\sqrt{2}\left(1+\frac{V_{M}}{V}\right)$ |
| $L_{1}$ | $l_{\text {arc } \mathrm{cms}}$ | $I_{\text {ue } \mathrm{cms}} \frac{2 \sqrt{2}}{\pi}$ | $I_{u c \cdot \mathrm{mms}} \sqrt{2}^{2}$ |
| $C_{1}$ | $I_{u c=\pi s i} \sqrt{\frac{8}{3 \pi} \frac{V_{4 v}}{V}}$ | 0 | $I_{\text {cic mus }} \sqrt{2} \max \left(1, \frac{V_{M j}}{V}\right)$ |
| $L_{2}$ | $I_{\text {ac max }} \frac{V_{W}}{V} \frac{\sqrt{3}}{2}$ | $\frac{I_{\operatorname{tang}}}{\sqrt{2}} \frac{V_{H}}{V}$ | $I_{\text {ce } m \text { ms }} \frac{V_{M}}{V} \sqrt{2}$ |
| Diode | $I_{d f} \sqrt{\frac{3}{2}+\frac{16}{3 \pi} \frac{V^{2}}{V_{w}}}$ | $I_{d c}$ | $2 I_{c d}\left(1+\frac{V}{V_{M}}\right)$ |

CCM SEPIC, with $n: 1$ isolation transformer

| Transistor | $I_{\text {ac mas }} \sqrt{1+\frac{8}{3 \pi} \frac{V}{n} \frac{V}{4} \frac{4}{V}}$ | $l_{\text {wic mas }} \frac{2 \sqrt{2}}{\pi}$ | $I_{\text {ar } \sim m} \sqrt{2}\left(1+\frac{V}{n} V\right)$ |
| :---: | :---: | :---: | :---: |
| $L_{1}$ | $I_{u c \text { crus }}$ | $I_{u c}$ mas $\frac{2 \sqrt{2}}{\pi}$ | $I_{u c \times m i} \sqrt{2}$ |
| $C_{1}$, xfmr primary | $I_{\text {ac mms }} \sqrt{\frac{8}{3 \pi} \frac{V_{M}}{n}{ }^{W}}$ | 0 | $I_{a c r a s i s} \sqrt{2} \max \left(1, \frac{V_{M}}{n V}\right)$ |
| Diode, xfmr secondary | $I_{\text {cus }} \sqrt{\frac{3}{2}+\frac{16}{3 \pi} \frac{n V}{V_{M}}}$ | $I_{d i}$ | $2 f_{d c}\left(1+\frac{n V}{V_{M}}\right)$ |

with, in all cases, $\frac{I_{\text {acrmes }}}{I_{d c}}=\sqrt{2} \frac{V}{V_{M}}$, ac input voltage $=V_{A M} \sin (\omega t)$, dc output voltage $=V$.
these currents increase to $7.7 \mathrm{~A}, 42.5 \mathrm{~A}$, and 11.4 A , respectively.

### 18.6 MODELING LOSSES AND EFFICIENCY IN CCM HIGH-QUALITY RECTIFIERS

As in the case of dc-dc converters, we would like to model the converter loss elements so that we can correctly specify the power stage components. The equivalent circuit approach used in the de-dc case can be generalized to include ac-dic low harmonic rectifiers, although the resulting equations are more complicated because of the low-frequency ac modulation of the waveforms.

A de-de boost converter and its steady-state equivalent circuit are illustrated in Fig. 18.32. When the converter operates in equilibrium, the model of Fig. 18.32(b) can be solved to determine the converter losses and efficiency. In the ac-dc case, the input voltage $v_{g}(t)$ is a rectified sinusoid, and the controller varies the duty cycle $d(t)$ to cause $i_{g}(t)$ to follow $v_{g}(t)$ according to

$$
\begin{equation*}
i_{g}(t)=\frac{v_{s}(t)}{R_{g}} \tag{18.124}
\end{equation*}
$$

The emulated resistance $R_{e}$ is chosen by the controller such that the desired dc output voltage is obtained. Ac variations in $d(t), v_{g}(t)$, and several other system waveforms are not small, and hence the small-signal approximation employed in Chapters 7 to 12 is not justified. We can continue to model the low-frequency components of the converter via averaging, but the resulting equivalent circuits are, in general, time-varying and nonlinear.

For the purposes of determining the rectifier efficiency, it is assumed that (1) the inductor is suffictently small, such that it has negligible influence on the ac-line-frequency components of the system waveforms, and (2) the capacitor is large, so that the output voltage $v(t)$ is essentially equal to its equilibrium de value, with negligible low- or high-frequency ac variations. So in the ac-de case, the model becomes as shown in Fig. 18.33. Low-frequency components ( $<f_{s}$ ) of the controller waveforms are sketched in Fig. 18.34.
(a)

(b)


Fig. 18.32 Dc-dc boost convertcr, (a), ath a steady-state equivalent circuit, (b), which models the inductor resis. tance $R_{L}$, MOSFET on-resistance $R_{\text {on }}$, and diode forvard voltage drop $V_{F}$.
(a)

(b)


Fig. 18.33 Ac-dc boost rectifier, (a), and a low-frequency equivalent circuit, (b), that models converter losses and efficiency.

To find the rectifier waveforms, losses, and efficiency, we must solve the circuit of Fig. 18.33 (b), under the conditions that the controller varies the duty cycle $d(t)$ such that Eq. (18.124) is satisficd. This leads to time-varying circuit elements $d(t) R_{\text {on }}$ and the $d^{\prime}(t): I$ transformer. The solution that follows involves the following steps: (1) solve for the $d(t)$ waveform; (2) average $i_{d}(t)$ to find its de component, equal to the load current $I$; and (3) find other quantities of interest such as the rectifier efficiency.

The simplified boost converter circuit model of Fig. 18.35, in which only the MOSFET conduction loss is accounted for, is solved here. However, the results can be generalized directly to the circuit of Fig. 18.33 (b); doing so is left as a homework problem. A similar procedure can also be followed to derive expressions for the losses and efficiencies of other rectifier topologies.

### 18.6.1 Expression for Controller Duty Cycle d(t)

The controller varies the duty cycle $d(t)$ such that Eq. (18.124) is satisfied. By solving the input-side loop of Fig. 18.35, we obtain

$$
\begin{equation*}
i_{r}(t) d(t) R_{v n}=v_{x}(t)-d(t) v \tag{L8.125}
\end{equation*}
$$

Substitute Eq. (18.124) into (18.125) to eliminate $i_{g}(t)$ :

$$
\begin{equation*}
\frac{v_{g}(t)}{R_{e}} d(t) R_{e n}=v_{g}(t)-d^{\prime}(t) v \tag{18.126}
\end{equation*}
$$



Fig. 18.34 Typical low-frequency components of the boost rectifier waveforms.

$$
\text { wilh } \quad v_{g}(t)=v_{M}|\sin \omega t|
$$

We can now solve for the duty cycle $d(t)$. The result is


Fig. 18.35 Simplified boost power stage low-frequency equivalent circuit, in which only the MOSFET on-resistance is modeled.

$$
\begin{equation*}
d(t)=-\frac{v-v_{s}(t)}{v-v_{k}(t)} \frac{R_{s u}}{R_{k}} \tag{18.128}
\end{equation*}
$$

This expression neglects the converter dynamics, an assumplion that is justified when these dynamics are sutficiently faster than the ac line voltage variation. The expression also neglects operation in the discontinuous conduction mode near the zero-crossing of the ac line voltage waveform. This is justified when the rectifier operates in the continuous conduction mode for most of the ac line cycle, because the power loss near the zero-crossing is negligibic.

### 18.6.2 Expression for the DC Load Current

By charge balance on output capacitor $C$, the de load current $I$ is equal to the de component of the diode current $i_{d}$ :

$$
\begin{equation*}
I=\left\langle i_{d}\right\rangle_{T_{\text {cie }}} \tag{18.129}
\end{equation*}
$$

Solution of Fig. 18.35 for $i_{d}(t)$ yields

$$
\begin{equation*}
i_{d}(t)=d^{\prime}(t) \dot{i}_{g}(t)=d^{\prime}(t) \frac{v_{g}(t)}{R_{e}} \tag{18.130}
\end{equation*}
$$

From Eq. (18.128), $d^{\prime}(t)=1-d(c)$ is given by

$$
\begin{equation*}
d^{\prime}(t)=\frac{v_{k}(t)\left(1-\frac{R_{o n}}{R_{e}}\right)}{v-v_{g}(t) \frac{R_{m p}}{R_{e}}} \tag{18.131}
\end{equation*}
$$

so

$$
\begin{equation*}
i_{s}(t)=\frac{v_{s}^{2}(t)}{R_{e}} \frac{\left(1-\frac{R_{t w}}{R_{e}}\right)}{v-v_{g}(t) \frac{R_{v n}}{R_{e}}} \tag{18.132}
\end{equation*}
$$

Now substitute $v_{g}(t)=V_{M} \sin \omega r$, and integrate to find $\left\langle i_{d}(t)\right\rangle_{T_{r i}}$ :

$$
\begin{equation*}
I=\langle i\rangle_{r_{u c}}=\frac{2}{T_{w e}} \int_{0}^{T_{u L^{2}} / 2}\left(\frac{V_{M}^{2}}{R_{e}}\right) \frac{\left(1-\frac{R_{u n}}{R_{e}}\right) \sin ^{2}(\omega t)}{\left(v-\frac{V_{u s} R_{w n}}{R_{e}} \sin (\omega t)\right)} d t \tag{18.133}
\end{equation*}
$$

Again, $T_{a c}=2 \pi / 6$ is the ac tinc period. Equation (18.133) can be rewritten as

$$
\begin{equation*}
I=\frac{2}{T_{a c}} \frac{V^{2}}{V R_{e}}\left(1-\frac{R_{o r t}}{R_{e}}\right) \int_{0}^{T T_{a} t^{2}} \frac{\sin ^{2}(\omega t)}{1-\alpha \sin (\omega t)} d t \tag{18.134}
\end{equation*}
$$

$$
\begin{equation*}
\text { where } \quad a=\left(\frac{V_{M}}{V}\right)\left(\frac{R_{\mathrm{w}}}{R_{c}}\right) \tag{18.135}
\end{equation*}
$$

By waveform symmetry, we need only integratc from 0 to $T_{a} / 4$. Also, make the substitution $\theta=$ at:

$$
\begin{equation*}
I=\frac{V_{M}^{2}}{V R_{c}}\left(1-\frac{R_{w}}{R_{c}}\right) \frac{2}{\pi} \int_{0}^{\pi / 2} \frac{\sin ^{2}(\theta)}{1-a \sin (\theta)} d \theta \tag{18.136}
\end{equation*}
$$

Evaluation of this integral is tedious. It arises in not only the boost rectifier, but in a number of other high-quality rectifier topologies as well. The derivation is not given here, but involves the substitution $z=\tan (\theta / 2)$, performing a partial fraction expansion of the resulting rational function of $z$, and integration of the results. The solution is:

$$
\begin{equation*}
\frac{4}{\pi} \int_{0}^{-\pi / 2} \frac{\sin ^{2}(\theta)}{1-a \sin (\theta)} d \theta=F(a)=\frac{2}{a^{2} \pi}\left(-2 a-\pi+\frac{4 \sin ^{-1}(a)+2 \cos ^{-1}(a)}{\sqrt{1-a a^{2}}}\right) \tag{18.137}
\end{equation*}
$$

This equation is somewhat complicated, but it is in closed form, and can easily be evaluated by computer spreadsheet. The quantity $a$, which is a mcasure of the loss resistance $R_{o m}$ relative to the emulated resistance $R_{e}$, is typically much smaller than $1 . F(a)$ is plotted in Fig. 18.36. The function $F(a)$ can be wellapproximated as follows:

$$
\begin{equation*}
F(a)=1+0.862 a+0.78 a^{2} \tag{18.138}
\end{equation*}
$$

For $|a| \leq 0.15$, the $F(a)$ predicted by this approximate expression is within $0.1 \%$ of the exact value. If the $a^{2}$ term is omitted, then the accuracy drops to $\pm 2 \%$ over the same range of $a$. The rectifier efficiency $\eta$ calculated in the next section depends directly on $F(a)$, and hence the accuracy of $F(a)$ coincides with the accuracy of $\eta$.


Fig. 18.36 Plot of the integral $F(a)$ ws. $a$.

### 18.6.3 Solution for Converter Efficiency $\eta$

Now that we have found the de load current, we can calculate the converter elficiency $\eta$. The average input power is

$$
\begin{equation*}
P_{i t r}=\left\langle p_{i, t}(t)_{T_{i c k}}=\frac{V_{i 4}^{2}}{2 R_{e}}\right. \tag{18.139}
\end{equation*}
$$

The average load power is

$$
\begin{align*}
& \qquad P_{c u t}=V I=(V)\left(\frac{V_{M}^{2}}{V R_{p}}\left(1-\frac{R_{M m}}{R_{e}}\right) \frac{F(a)}{2}\right)  \tag{18.140}\\
& \text { where } \quad a=\left(\frac{V_{M H}}{V}\right)\left(\frac{R_{m H}}{R_{e}}\right) \tag{18.141}
\end{align*}
$$

Here, we have substituted Eq. (18.136) for $I$. The efficiency is therefore

$$
\begin{equation*}
\eta=\frac{P_{o u r}}{P_{\text {in }}}=\left(1-\frac{R_{w n}}{R_{r}}\right) F(c) \tag{18.142}
\end{equation*}
$$

by substitution of Eqs. (18.139) and (18.140). If desired, the parabolic approximation for $F(a)$, Eq. (18.138), can be employed. This leads to

$$
\begin{equation*}
n=\left(1-\frac{R_{o r r}}{R_{e}}\right)\left(1+0.862 \frac{V_{w}}{V} \frac{R_{\text {on }}}{R_{e}}+0.78\left(\frac{V_{w A}}{V} \frac{R_{o n}}{R_{e}}\right)^{2}\right) \tag{18.143}
\end{equation*}
$$

Equations (18.142) and (18.143) show how the efficiency varies with MOSFET on resistance $R_{\text {on }}$ and


Fig. 18.37 Boost rectifier efficiency, Eq. (18.142), accounting for MOSFET on resistance.
with ac peak voltage $V_{M}$. Equation (18.142) is ploted in Fig. 18.37. It can be seen that high efficiency is obtained when the peak ac line voltage $V_{M}$ is close to the dc output voltage $V$. Efficiencies in the range $90 \%$ to $95 \%$ can then be obtained, even with MOSFET on-resistances as high as $0.2 R_{e}$. Of course, Fig. 18.37 is optimistic because it neglects sources of loss other than the MOSFET conduction loss.

### 18.6.4 Design Example

Let us utilize Fig. 18.37 to design for a given efficiency. Consider the following specifications:

| Output voltage | 390 V |
| :--- | :--- |
| Output power | 500 W |
| rms input voltage | 120 V |
| Efficiency | $95 \%$ |

Assume that losses other than the MOSFET conduction loss ate negligible. The average input power is

$$
\begin{equation*}
P_{\text {iff }}=\frac{P_{\text {cuw }}}{7}=\frac{500 \mathrm{~W}}{0.95}=526 \mathrm{~W} \tag{18.144}
\end{equation*}
$$

The emulated resistance is therefore

$$
\begin{equation*}
R_{t}=\frac{V_{s, m p x}^{2}}{P_{i u}}=\frac{\left(120 \mathrm{~V}^{2}\right.}{526 \mathrm{~W}}=27.4 \Omega \tag{18.145}
\end{equation*}
$$

Also,

$$
\begin{equation*}
\frac{V_{H}}{V}=\frac{120 \sqrt{2} \mathrm{~V}}{390 \mathrm{~V}}=0.435 \tag{18.146}
\end{equation*}
$$

From Fig. 18.37, or by evaluation of the exact equation (18.142), $95 \%$ efficiency with $V_{M} / V=0.435$ occurs with $R_{v i n} / R_{e}=0.077$. So we require a MOSFET having an on-resistance of

$$
\begin{equation*}
R_{m 2} \leq(0.077) R_{r}=(0.077)(27.4 \Omega)=2.11 \Omega \tag{18.147}
\end{equation*}
$$

Of course, other converter losses have not been accounted for, which will reduce the efficiency.
It is instructive to compare this result with that obtained using the expressions for ims current from Section 18.5. The rms transistor current of the ideal CCM boost converter is given by Eq. (18.119). The rms input current will be equal to $P_{i n} / V_{g, r m s}=(526 \mathrm{~W}) /(120 \mathrm{~V})=4.38 \mathrm{~A}$. Hence, Eq. (18.119) predicts an rms transistor current of

$$
\begin{align*}
l_{e r m s} & =I_{\text {cc } m m s} \sqrt{1-\frac{8}{3 \pi}-\frac{V_{M}}{V}} \\
& =(4.38 \mathrm{~A}) \sqrt{1-\frac{8}{3 \pi} \frac{(120 \mathrm{~V}) \sqrt{2}}{(390 \mathrm{~V})}}  \tag{18.148}\\
& =3.48 \mathrm{~A}
\end{align*}
$$

Hence, the MOSFET on-resistance should be chosen according to

$$
\begin{equation*}
R_{t m} \leq \frac{P_{i v}-P_{\text {our }}}{I_{0 r m s}^{2}}=\frac{(526 \mathrm{~W})-(500 \mathrm{~W})}{(4.38 \mathrm{~A})^{2}}=2.17 \Omega \tag{18.149}
\end{equation*}
$$

This calculation is approximate because Eq. (18.119) was derived using the waveforms of the ideal (lossless) converter. Nonetheless, it gives an answer that is very close to the more exact result of Eq. (18.147). We would expect this approximate approach to exhibit good accuracy in this example, because of the high $95 \%$ elficiency.

### 18.7 IDEAL THREE-PHASE RECTIFIERS

The single-phase ideal rectifier concepts of the previous sections can be generalized to cover ideal threephase rectifiers. Figure 1838 (a) illustrates the properties of an ideal three-phase rectifier, which presents a balanced resistive load to the utility system. A three-phase converter system is controlled such that resistor emulation is obtained in each input phase. The rectifier three-phase input port can then be modeled by per-phase effective resistances $R_{e}$ as illustrated in Fig. 18.38(a). The instantaneous powers apparently consumed by these resistors are transtered to the rectifier de output port. The rectifier output port can therefore be modeled by power sources equal to the instantaneous powers flowing into the effective resistances $R_{e}$. It is irtelevant whether the three power sources are connected in series or in parallel; in either event, they can be combined into a single source equal to the total three-phase instantaneous input power as illustrated in Fig. 18.38(b).

If the three-phase ac input voltages are

$$
\begin{align*}
& v_{a r}(t)=V_{M} \sin (\omega t) \\
& v_{b r}(t)=V_{M} \sin \left(\omega t-120^{\circ}\right)  \tag{18.150}\\
& v_{c g}(t)=V_{M} \sin \left(\omega t-240^{\circ}\right)
\end{align*}
$$

then the instantancous powers flowing into the phase $a, b$, and $c$ effective resistances $R_{e}$ are

$$
\begin{align*}
& p_{s}(t)=\frac{v_{M R}^{2}(t)}{R_{e}}=\frac{V_{M}^{2}}{2 R_{e}}(1-\cos (2 \omega t)) \\
& p_{R}(t)=\frac{v_{h r}^{2}(t)}{R_{e}}=\frac{V_{H t}^{2}}{2 R_{e}}\left(1-\cos \left(201-240^{\circ}\right)\right)  \tag{18.151}\\
& p_{c}(t)=\frac{V_{c i}^{2}(t)}{R_{i}}=\frac{V_{M H}^{2}}{2 R_{e}}\left(1-\cos \left(2 \omega t-120^{\circ}\right)\right)
\end{align*}
$$

Each instantaneous phase power contains a de term $V_{M}^{2} /\left(2 R_{4}\right)$, and a second-harmonic term. The total instantaneous three-phase power is

$$
\begin{equation*}
p_{w}(t)=p_{d}(t)+p_{b}(t)+p_{s}(t)=\frac{3}{2} \frac{v_{b s}^{2}}{R_{e}} \tag{18.152}
\end{equation*}
$$

This is the instantaneous power which flows out of the rectifier de output port. Note that the second harmonic terms add to zero, such that the rectifier instantaneous output power is constant. This is a consequence of the fact that the instantancous power flow in any balanced three-phase ac system is constant. So, unlike the single-phase case, the ideal three-phase rectifier can supply constant instantaneous power to a de load, without the need for intemal low-frequency energy storage.


Fig. 18.38 Development of the ideal three-phase rectifier model: (a) three ideal single-phase rectifiers, (b) combination of the three power sources into an equivalent single power source.


Fig. 18.39 Boost-type 3 bac-de PWM rectifier.

A variety of 3øac-dc PWM rectifiers are known; a few of the many references on this subject are listed in the references [42-59]. The most well-known topology is the three-phase ac-de boost rectifier, illustrated in Fig. 18.39. This converter requires six SPST current-bidirectional two-quadrant switches. The inductors and capacitor filter the high-frequency switching harmonics, and have little influence on the low-frequency ac components of the waveforms. The switches of each phase are controlled to obtain input resistor emulation, either with a multiplying controller scheme similar to Fig. 18.5, or with sonte other approach. To obtain undistorted line cutrent waveforms, the de output voltage $V$ must be greater than or equal to the peak line-to-line ac input voltage $V_{\text {Lpt }}$. In a typical realization, $V$ is somewhat greater than $V_{t, p k}$. This converter resembles the voltage-source inverter, discussed briefly in Chapter 4, except that the converter is operated as a rectifier, and the converter input currents are controlled via high-frequency pulse-width modulation.

The three-phase boost rectificr of Fig. 18.39 has several attributes that make it the leading candidate for most 3 gac-de rectifier applications. The ac input currents are nonpulsating, and hence very litthe additional input EML filtering is required. As in the case of the single-phase boost rectifier, the rms transistor cuments and also the conduction losses of the three-phase boost rectifier are low relative to other 3 gac-dc topologies such as the current-source inverter. The converter is capable of bidirectional power flow. A disadvantage is the requirement for six active devices: when compared with a do-de converter of similar ratings, the active semiconductor utilization (discussed in Chapter 6) is low. Also, since the rectifier has a boost characteristic, it is not suitable for direct replacement of traditional buck-type phase-controlled rectifiers.

The literature contains a wide variety of schemes for confrolling the switches of a six-switch three-phase bridge network, which are applicable for control of the switches of Fig. 18.39. The basic operation of the converter can be most easily understood by assuming that the switches are controlled via simple sinusoidal pulse-width modulation. Transistor $Q_{1}$ is driven with duty cycle $d_{1}(t)$, while transistor $Q_{4}$ is driven by the complement of $d_{1}(t)$, or $d_{1}(\mathrm{t})=1-d_{1}(t)$. Transistors $Q_{2}$ and $Q_{5}$ are driven with duty cycles $d_{2}(t)$ and $d_{2}^{\prime}(t)$, respectivel $y$, and transistors $Q_{3}$ and $Q_{6}$ are driven with duty cycles $d_{3}(t)$ and $d_{3}^{\prime}(t)$, respectively. The switch voltage waveforms of Fig. 18.40 are obtained. The average switch voltages are

Fig. 18.40 Switch waveforms, 3øac-dc boost rectifier.


$$
\begin{align*}
& \left\langle v_{10}(t)\right\rangle_{T_{s}}=d_{1}(t)\langle v(t)\rangle_{T_{s}} \\
& \left\langle v_{20}(t)\right\rangle_{T_{s}}=d_{2}(t)(v(t)\rangle_{T_{s}}  \tag{18.153}\\
& \left\langle v_{30}(t)\right\rangle_{T_{s}}=d_{3}(t)\langle v(t)\rangle_{T_{s}}
\end{align*}
$$

The averaged line-to-line switch voltages are therefore

$$
\begin{align*}
& \left\langle v_{12}(t)\right\rangle_{T_{s}}=\left\langle v_{10}(t)\right\rangle_{T_{s}}-\left\langle v_{20}(t)\right\rangle_{T_{5}}=\left(d_{1}(t)-d_{2}(t)\right\}\langle v(t)\rangle_{T_{s}} \\
& \left\langle v_{23}(t)\right\rangle_{T_{s}}=\left\langle v_{20}(t)\right\rangle_{T_{s}}-\left\langle v_{30}(t)\right\rangle_{T_{s}}=\left\{d_{2}(t)-d_{3}(t)\right\}\langle v(t)\rangle_{T_{s}}  \tag{18.154}\\
& \left\langle v_{31}(t)\right\rangle_{T_{s}}=\left\langle v_{30}(t)\right\rangle_{T_{s}}-\left\langle v_{10}(t)\right\rangle_{T_{s}}=\left\{d_{3}(t)-d_{1}(t)\right\rangle\langle v(t)\rangle_{T_{s}}
\end{align*}
$$

In a similar manter, the average switch currents can be shown to be

$$
\begin{align*}
& \left\langle i_{1}(t)\right\rangle_{T_{s}}=d_{1}(t)\left\langle i_{d}(t)\right\}_{T_{s}} \\
& \left\langle i_{2}(t)\right\rangle_{T_{s}}=d_{2}(t)\left\langle i_{s}(t)\right\rangle_{T_{n}}  \tag{18.155}\\
& \left\langle i_{3}(t)\right\rangle_{T_{s}}=d_{3}(t)\left\langle i_{d}(t)\right\rangle_{T_{s}}
\end{align*}
$$

Equations (18.154) and (18.155) lead to the circuit-averaged model of Fig. 18.41.
With sinusoidal PWM, the duty cycles are varied simusoidally in synchronism with the ac line, as follows:

$$
\begin{align*}
& d_{1}(t)=D_{0}+\frac{1}{2} D_{\mathrm{nt}} \sin (\omega t-\varphi) \\
& d_{2}(t)=D_{0}+\frac{1}{2} D_{\mathrm{m}} \sin \left(\omega t-\varphi-120^{\circ}\right)  \tag{18.156}\\
& d_{3}(t)=D_{0}+\frac{1}{2} D_{m} \sin \left(\omega t-\varphi-240^{\circ}\right)
\end{align*}
$$

where 0 is the ac line frequency. Since each instantaneous duty cycle must lie in the interval $[0,1]$, the dc bias $D_{0}$ is required. The factor $D_{m}$ is called the modulation index; for $D_{0}=0.5, D_{m}$ must be less than or equal to one. Other choices of $D_{0}$ further restrict $D_{n r}$. In general, the modulation index can be defined as equal to the peak-to-peak amplitude of the fundamental component of the duty cycle variation.

If the switching trequency is sufficiently large, then filter inductors $L$ can be small in value, such that they have negligible effect on the low-frequency ac wavcforms. The averaged switch voltage $\left\langle v_{2}(t)\right\rangle_{T_{s}}$ then becomes approxinately equal to the ac line-line voltage $v_{a b}(t)$ :

$$
\begin{equation*}
\left\langle v_{12}(t)\right\}_{T_{s}}=\left(d_{1}(t)-d_{2}(t)\right\}(v(t))_{T_{s}}=v_{u k}(t) \tag{18,157}
\end{equation*}
$$

Substitution of Eqs. (18.150) and (18.156) leads to

$$
\begin{equation*}
\frac{1}{2} D_{t i n}\left[\sin (\omega t-\mu)-\sin \left(\omega t-1 p-120^{\circ}\right)\right]\langle\omega(t))_{r_{s}}=V_{M}\left[\sin (\omega t)-\sin \left(\omega t-120^{\circ}\right)\right] \tag{18.158}
\end{equation*}
$$

For small $L$, the angle $\varphi$ must tend to zero, and hence the simusoidal terms in Eq. (18.158) cancel out. In steady-state, the de output voltage is $\langle v(t)\rangle_{T y}=V$. Equation (18.158) then becomes

$$
\begin{equation*}
\frac{1}{2} D_{m} V=V_{M} \tag{18.159}
\end{equation*}
$$

Solution for the de output voltage $V$ leads to


Fig. 18.41 Averaged model of the open-loop 3qac-de boost rectifier.

$$
\begin{equation*}
V=\frac{2 V_{w}}{D_{m}} \tag{18.160}
\end{equation*}
$$

Equation (18.160) can be written in terms of the peak line-to-line voltage $V_{L, p^{k}}$, as

$$
\begin{equation*}
V=\frac{2}{\sqrt{3}} \frac{V_{L p k}}{D_{m}}=1.15 \frac{V_{L, p^{k}}}{D_{s+1}} \tag{18.161}
\end{equation*}
$$

With $D_{m} \leq 1$, the de output voltage $V$ must be greater than or equal to 1.15 times the peak line-to-line ac input voltage. Thus, the rectifier has a boost characteristic.

The simusoidal PWM approach of Eq. (18.156) is not the only way to vary the duty cycles to obtain sinusoidal ac whages and currents. For example, triplen harmonics can be added to the dufy cycle expressions of Eq. (18.156). These triplen harmonics cancel out in Eq. (18.154), such that the average inverter itput volages $\left\langle v_{12}(t)\right\rangle_{T,},\left\langle v_{23}(t)\right\rangle_{T i}$, and $\left\langle v_{31}(t)\right\rangle_{T A}$ contain only fundamental. Figure 18.42 illustrates duty cycle variations that lead to a de output voltage $V$ equal to $V_{L p k}$. The effective modulation index in this case is 1.15 . The ac-side voltages and currents are again undistoned. Further increases in the modulation index can be attained only by introduction of distortion in the ac-side voltages and currents. Of course, in practice the duty cycle modulations are usually generated by the feedback loops that control the input current waveforms to attain resistor cmulation.

Three-phase ac-lo-dc rectifiers having buck, buck-boost, or other characteristics, are possible, but find much less use than the boost topology. A 3eac-de rectifier system can also be constructed simply using three separate single-phase rectifiers [34]; however, each single-phase rectifier must then contain transformer isolation, leading to substantially increased switch stress and loss. Other unconventional approaches to three-phase low-harmonic rectification have also been recently explored, such as the Vienna rectifier [36,59], single-switch approaches [49-55], and other circuits[44,45,46,57,58].

Yet another approach to solving the problem of three-phase rectifier harmonics is the harmonic correction scheme illustrated in Fig. 18.43. An active six-switch three-phase bridge removes the harmonics generated by a nonlinear three-phase load such as an uncontrolled rectifier. The harmonic corrector is controlled such that its ac line currents contain harmonics that are equal in magnitude but opposite in phase to the harmonics generated by the nonlinear load. No average power flows into the harmonic corrector. The total $k \mathrm{VA}$ rating of the harmonic corrector semiconductor devices depends on the magnitudes of the harmonics produced by the nonlinear load. If the THD generated by the load is not too large, then

Fig. 18.42 A modulation strategy that leads to a de output voltage equal to the peak input line-line voltage.



Harmonic corrector
Fig. 18.43 A harmonic correcter, based on the 3gac-de CCM boost converter of Fig. 18.39.
the harmonic corrector scheme requires less total active silicon than the CCM boost-type rectitier of Fig. 18.39. But if the uncontrolled rectifier contains small ac line inductances, such that it opetates in the discontinuous conduction mode with large THD, then it is probably better to simply replace the uncontrolled rectificr with the CCM boost-type rectifier of Fig. 18.39.

### 18.8 SUMMARY OF KEY POINTS

1. The ideal rectiner presents an effective resistive load, the emulated resistance $R_{e}$, to the ac power system. The power apparently "consumed" by $R$, is transterred to the de output port. In a threc-phase ideal rectilier, input resistor emulation is oblained in each phase. In both the single-phase and three-phase cases, the output port follows a power souree characteristic, dependent on the instantaneous ac input power. Ideal rectifiers can perform the function of low-harmonic rectification, without need for low-frequency reactive elements.
2. The dc-dc boost convencr, as well as other converters capable of increasing the voltage according to Eq. (18.12), can be adapted to the ideal rectifier application. A control system causes the input current to be proportional to the input voltage. The converter may operate in CCM, DCM, or in both modes. The mode boundary can be expressed as a function of $R_{e}, 2 L / T_{x}$, and the instantaneous voltage ratio $v_{g}(t) / V$ A welldesigned average current controller icads to fesistor emulation regardless of the operating mode; however, other schemes may lead to distorted current waveforms when the mode boundary is crossed.
3. In a single-phase system, the instantaneous ac input power is pulsating, while the do load power is constant. Whenever the instantaneous itput and output powers are not equal, the ideal rectifier system must
contain energy storage. A large capacitor is commonly employed; the voltage of this capacitor must be allowed to vary independently, as necessary to store and release energy. A slow feedback loop regulates the de component of the capacitor voltage, to ensure that the average ac input power and de load power are balanced,
4. RMS values of rectitiers waveforms can be computed by double integration. In the case of the boost converter, the rms transistor cuirent can be as low as $39 \%$ of the rons ac input current, when the de output woltage $V$ is close in value to the peak ac input voltage $V_{w}$. Other converter topologies such as the buck-boost, SEPIC, and Ćuk converters exhibit significantly higher mos transistor currents but are capable of limiting the converter inrush current.
5. In the three-phase case, a boost-type rectifier based on the PWM woltage-source inverter also exhibits low rms transistor currents. This approach requires six active switching elements, and its de output voltage must be greater than the peak input line-to-line voltage. Average current control can be used to obtain input resistor emulation. An equivalent ciscuit can be derived by averaging the switch waveforms. The converter operation can be understood by assuming that the switch duty cycles vary sinusoidally; expressions for the average converter wavetorms can then be derived.
6. Converter losses and efficiency can be modeled using the steady-state equivalent circuit models of Chapter 3, with a time-varying duty cycle. The output cument is averaged over one ac line period, to detemine its de component. The converter losses and efficiency can then be computed. This approach is approximate, in that (i) it assumes that the converter dynamics are much faster than the ac line frequency, and (ii) it neglects operation in the discontinuous conduction mode.
7. Average current control involves direct regulation of the low-frequency components of the rectifier input current to follow the input woltage. Feedforward can also be added, to cancel the inlluence of ac line voltage variations on the de output voltage.
8. Curtent programmed control can also be adapted to attain iuput resistor emulation in rectifiers. The programmed current reterence signal $i_{c}(t)$ is made proportional to the ac input voltage. The difference betwen $i_{c}(f)$ and the average inductor current leads to distortion, owing to the inductor current ripple and the need for a stabilizing artificial ramp. Several approaches are known for reducing the resulting harmonic distortion of the line current waveform.
9. Hysteretic control, particularly with $100 \%$ current ripple, has a simple controller implementation. The disadvantages are variable switching frequency. and increased peak curtents.
10. Nonlinear cartier control also leads to a simple controller implementation, and has the advantage of CCM operation with smatl peak transistor current.
11. The outer low-bandwidth control system, which regulates the de output voltage to balance the rectifier and load powers, can be modeled by averaging the rectifer waveforms over one-half of the ac line period $T_{2 L}$. This causes the de-side system equations to become time-invariant. A small-signal model is then oblained by perturbation and linearization.
12. The inner high-bandwidth control system, which regulates the ac input current waveform to attain resistor emulation, is in general highly nonlinear. However, in the case of the boost rectifier, a valid small-signal model can be derived. This approach is unsuccessful in the case of other converters; one must then resort to other approaches such as the quasi-static approximation or simulation.

## References

[1] D. Chambers and D. Wang, "Dynamic Power Factor Correction in Capacitor Input Off-Line Converters," Proceedings Sixth Kational Soldd-State Power Conversion Conference (Powercon 6), pp. B3-I to B36, May 1979.
[2] R. Erickson, M. Mablgan, and S. Singer, "Design of a Simple High Power Facter Rectifier Based on the Flyback Converter," IEEE Applied Power Electrontics Conference, 1990 Record, pp. $792-801$.
[3] S. Snger and R.W. Erickson, "Power Source Element and Its Properties," IEE Proceedings-Circuits Devices Systems, Vol. 141, No. 3, pp. 220-226, June 1994.
[4] S. Singer, "Realization of Loss-Free Resistive Elements," IEEE Transactions on Circuits and Systems, Vol. CAS-36. No. 12, January 1990
[5] W, E. RirPel, "Optimizing Boost Chopper Charger Design," Proceedings Sixth National Solid-State Power Conversion Conference (Powercon 6), 1979, pp. D1-1-D1-20.
[6] M. F. Schlecht and B, A. Mwa, "Active Power Factor Correction for Switching Power Supplies," IEEE Transactions on Power Electrontics, Vol. 2, No. 4, October 1987, pp. 273-281.
[7] J. Sebastian, J. Uceda, J. A. Cobos. I. Arau, and F. Aldnna, "Improving Power Factor Correction in Distributed Power Supply Systems Using PWM and ZCS-QR SEPIC Topologies," IEEE Power Electronics Specialists Conference, 1991 Record, pp. 780-791.
[8] E. Yang, Y. Jiang, G. HuA, and F. C. Lee, "Isolated Boost Circuit for Power Factor Corfection," IEEE Applied Power Electronics Conference, 1993 Record, pp. 196-203.
[9] C. A. Canesin and I Barbi, "A Uuity Power Factor Multiple Isolated Outputs Switehing Mode Power Supply Using a Single Switch," IEEE Applicd Power Electronics Conference, 1991 Record, pp. 430-436.
[10] S. Freelanid, "I, A Unified Analysis of Conventers with Resonant Switches, II. Input-Current Shaping for Single-Phase Ac-de Power Converters," Ph.D. Thesis, California Institute of Technology, 1988.
[11] M. J. Schutten. R. L. Steigerwald, and M. H. Kheraluwala, "Characteristics of Load-Resonant Converters Operated in a High Power Factor Mode," IEEE Applied Power Electronics Conference, 1991 Record, pp. 5-16.
[12] J. Hong, E. Ismall, R. Erickson, and I. Khan, "Design of the Patallel Resonan Converteras a Low Harmonic Rectifier," lEEE Applied Hower Electronics Conferouce, 1993 Record, pp. 833-840.
[13] I. Barbi and S. A. O. Da Silva, "Sinusoidal Line Current Rectification at Unity Power Factor with Boost. Quasi-Resonant Converters," IEEE Applied Power Electronics Conference, 1990 Record, pp. 553-562.
[14] R. Redl and L. Balogh, "RMS, DC, Peak, and Harmonic Currents in High-Frequency Power-Factor Corrccors with Capacilive Energy Storage," IEEE Applied Power Electionics Conference, 1992 Record, pp. 533-540.
[15] J. Sebastian, J. A. Cobos, P. Gil, and J. Uceda, "The Detemmation of the Boundaries Between Continuous and Discontinuous Conduction Modes in PWM De-to-De Converters Used as Power Factor Preregulators," IEEE Power Electronics Specialists Conference, 1992 Record, pp. 1061-1070.
[16] M. Nalbant, "Design of a I kW Power Factor Corrector," Power Conversiont, October 1989 Proceedings, pp. 121-135.
[17] R. Mammano and R. Neidorff, "Improying Input Power Factor-A New Active Controller Simplifies the Task," Power Conversion, October 1989 Procedings, pp. 100-109.
[18] J. BazIMET and J. O'Connor, "Analysis and Design of a Zero Voltage Transition Power Factor Corection Circuit," IEEE Applied Power Electronics Conference, 1994 Record, pp. 591-597.
[19] R. Redl and B. Erisman, "Reducing Distontion in Peak-Current-Controlled Boost Power Factor Correctors," IEEE Applied Power Electronics Conference, 1994 Record, pp. 576-583.
[20] C. Zhou and M. Jovanovic, "Design Tradeolfs in Continuous Curent-Mode Controlled Boost Power Factor Correction Circuits," High Frequency Power Conversion Conference, 1992 Proceedings, Pp. 209220.
[21] D. Maksimovic, "Design of the Clamped-Current High-Power-Factor Boost Rectifier," /EEE Applied Power Electronics Conference, 1994 Record, pp. 584-590.
[22] C. Canesin and I. Bakbi, "Analysis and Design of Constant-Frequency Peak-Cumtent-Controlled Iligh-Power-Factor Boost Rectificr with Slope Compensation," IEEE Applied Power Elecrronics Conference, 1996 Record, pp. 807-813.
[23] J. Lal and D. Chen, "Design Considerations for Power Factor Correction Boost Converter Operating at the Boundary of Continuous Conduction Mode and Discontinuous Conduction Mode," lEEE Applied Power Electronics Conference, 1993 Record, pp. 267-273.
[24] C. Zhou, R. RidLEY, and F. C. Lee, "Design and Analysis of a Hysteretic Boost Power Factor Correction Circuit," IEEE Power Electronics Specialists Conference, 1990 Record, pp. 800-807.
[25] S. Ahmed, "Controlled On-Time Power Factor Corection Circuit with Input Filter," M.S. Thesis, Virginia Polytechnic Institute and State University, Blacksburg VA, May 1990.
[26] M. Dawande and G. Dupey, "Programmable Input Power Factor Correction Method for Switch Mode Rectifiers," /EEE Applied Power Electronics Conference, 1993 Record, pp. 274-280.
[27] J. Spangler and A. Blehlra, "A Comparison Between Hysteretic and Fixed Frequency Boost Converters Used for Power Factor Correction," IEEE Applitd Power Electronics Conference, 1993 Record, pp. 281 286.
[28] D. Maksimović, Y. Jang, and R. Erickson. "Nonlinear-Cartier Control for High Power Factor Boost Rectifiers," IEEE Applied Power Electronics Conference, 1995 Record, pp. 635-641
[29] R. ZanE and D. MAKSIMOVIC, "Nonlinear Carrier Control for High Power Factor Rectifiers Based on Flyback, Cuk, or SEPIC Converters," IEEE Applied Power Electronics Conference, 1996 Record, pp. $814-$ 820.
[30] Z. Lal, K. Smedlex, and Y. MA, "Time Quantity One-Cycle Control for Power Factor Controllers," IEEE Appled Power Electronics Conference, 1996 Record; pp. 821 -827.
[31] L. Rossetto, G. Splazzi, R. Tenti, B. Fabiano, and C. Licitra, "Fast-Response Higb-Quality Rectifier with Sliding-Mode Control," IEEE Applied Power Electronics Conference, 1993 Record, pp. 175-181.
[32] W. Tang, Y. Jiang, G. HuA, F. C. Lee, and I. Cohen, "Power Factor Correction with Flyback Converter Employing Charge Control," IEEE Applied Power Electronics Conference, 1993 Record, pp. 293-298.
[33] F. C. Schwarz, "An Improved Method of Resonant Current Pulsc Modulation for Power Converters," IEEE Power ElecIronics Spectalists Conference, 1975 Record, pp. 194-204.
[34] M. J. Kocher and R. L. Stejgerwald, "An Ac-to-de Conventer with High Quality Input Waveforms," IEEE Power Electronics Specialists Conference, 1982 Record, pp. 63-75.
[35] M. Scflecht, "Time-varying Feedback Gains for Power Circuits with Active Waveshaping.'" IEEE Power Electronics Specialists Conference, 1981 Record, pp. 52-59.
[36] I. KHaN and R. W. Erickson, "Control of Switched-Mode Conventer Harmonic-Free Terminal Waveforms Through Internal Energy Storage," IEEE Power Electronics Specialists Conference, 1986 Record, pp. 13-26.
[37] K. Mahabir, G. Vergese, J Thortuveell, and A. Heyman, "Lincar Averaged and Sampled Data Models for Large Signal Control of High Power Factor Ac-dc Converters" IEEE Power Electronics Specialists Conference, 1990 Recodd, pp. 372-381.
[38] Michael Madeian, Robert Erickson, and Esam Ismall, "Integrated High Quality Rectifier-Regulators," IEEE Power Electronict Specialists Cotferentee, 1992 Rccord, pp. 1043-1051.
[39] K. Mahabir, G. Vergese, J Thotruvelil, and A. Heyman, "Linear Averaged and Sampled Data Models for Large Signal Control of High Power Factor AC-DC Converters," IEEE Power Electronics Specialists Conference, 1990 Record, pp. 372-381.
[40] R. Ridley, "Average Small-Signal Analysis of the Boost Power Factor Conection Circuit," Proceedings of the Virginia Power Electronics Center Seminar, Blacksburg. VA, Sept 1989, pp. 108-120.
[41] M. Madgan, "Single-Phase High-Quality Rectifier-Regulators," Ph.D. Thesis, University of Colorado at Boulder, 1992.
[42] N. Mohan, T. Undeland and W. Robbins, Power Electronics: Converters, Applications, and Design, Second edition, New York John Wiley \& Sons, 1995, Chapters 8 and 18.
[43] H. Mao, D. Boroyevich, A. Ravindra, and F. Lee, "Analysis and Design of a High Frequency ThreePhase Boost Rectifier,' IEEE Applied Power Electronics Conference, 1996 Record, pp. 538-544.
[44] B. T. OOJ, J. C. Salmon, J. W. IIxon, and A. B. Kulkarni, "A Three-Fhase Controlled-Current PWM Converter with Leading Power Factor," IEEE Transactions on Industry Applicailons, Vol. 23, No. 1, pp. 78-84, 1987.
[45] P. Tenti and L. Malsani, "Three-Phase AC/DC PWM Converter with Sinusoidal AC Currents and Minimum Filter Requirements," IEEE Transartions on Industry Applications, Vol. 23, No. 1, pp. 71-77, 1987.
[46] A-M. Maled, T. C. Green, and B. W. Williams, "Dynamic Properties of a Step-Down Sinusoidal Current ACIDC Converter Under State-Fcedback Control," IEEE Appiled Power Electronics Conference, 1993 Record, pp. 161-167.
[47] M. Rastogi, N. Mohan, and C. Henze, "Three-Phase Sinusoidal Current Rectifier with Zero Current Switching,' IEEE Applied Power Electronics Conference, 1994 Record, pp. 718-724,
[48] K. D. T. Ngo, S. Cuk, and R. D. Midolebrook, "A New Flyback De-to-Three-Phase Converter with Sinusoidal Outputs," IEEE Power Electronics Specialists Conference, 1983 Record, pp. 377-388.
[49] A. R. Prasad, P. D. Ziogas, and S. Manlas, "An Active Power Factor Correction Technique for ThreePhase Diode Rectifiers," IEEE Power Electonics Specialists Conference, 1989 Record, pp. 58-66.
[50] J. KoLar, H. ERTL, and F. Zach, "Space Vector Based Analysis of the Input Current Distortion of a Three Phase Discontinuous Conduction Mode Boost Rectifier System," IEEE Power Electronics Specialists Conference, 1993 Record, pp. 696-703.
[51] R. ITOH and K. Ishitaka, "Three-Phase Flyback Ac-dc Converter with Sinusoidal Supply Currents," IEE Proceedings, Vol. 136, Part B, No. 4, pp. 143-151, 1991.
[52] O. APELDOORN and P. SCHMidt, "Single Transistor Three-Phase Power Conditioners with High Power Factor and Isolated Output:" IEEE Appied Power Electronics Conference, 1994 Record, pp. 731-737.
[53] E. H. Ismall and R. W. Erickson, "A Single Transistor Three-Phase Resonant Switch for High Quality Rectification," IEEE Power Etectronics Specialists Conference, 1992 Record. pp. 1341-1351.
[54] Y. Jang and R. Erickson, "New Single-Switch Three-Phase High Power Factor Rectifiers Using MultiResonant Zero Current Swithing," IEEE Applied Power Electronics Conference. 1994 Record, pp. 711717.
[55] Y. Jang and R. ERJCKSON, "Design and Expcrimental Results of a 6 kW Single-Switch Three-Phase High Power Factor Rectifier Using Multi-Resonan Zero Current Switching," IEEE Applied Power Electronios Conference, 1996 Record. pp. 524-530.
[56] J. Kolar. H. ErTL, and F. Zach, "Design and Experimental Investigation of a Three-Phase High Power Density High-EJficiency Unity-Power-Factor PWM (VIENNA) Rectifier Employing a Novel Integrated Power Semiconductor Module," IEEE Applied Power Electronics Conference, 1996 Rccord, pp. 514-523.
[57] M. Rastogl, N. Mohan, and C. Henze, "Three-Phase Sinusoidal Cument Rectifier with Zero Current Switching,' IEEE Applied Power Electrontics Conference, 1994 Record, pp. 718-724.
[58] S. Gatarlć, D. Boroyevich. and F. C. Lee, "Soft-Switched Single-Switch Three-Phase Rectifier with Power Factor Correction," IEEE Appied Power Electronics Conference, 1994 Record, pp. 738-744.
[59] J. KOLar, U. Drofenik, AND F. Zach, "Vienna Rectifier [I—A Novel Single-Stage High-Frequency Isolated Three-Phase PWM Rectifier System," IEEE Applied Power Electronics Conference, 1998 Record, pp. 23-33.

## Problems

18.1 The boost converter of Fig. 18.5 is replaced by a buck-boost converter. Inductor energy storage has negligible influence on the low-frequency components of the converter wavefoms. The average load power is $P_{\text {toar }}$. The de output voltage is $V$ and the sinusoidal ac input voltage has peak amplitude $V_{M}$.
(a) Determine expressions for the duty cycle variations $d(t)$ and the inductor current variation $i(t)$, assuming that the converter operates in the continuous conduction mode.
(b) Derive the conditions for operation in the continuons conduction mode. Manipulate your resuit to show that the converter operates in CCM when $R_{e}$ is less than $R_{e, \text { crir }}\left(L, T_{s}, v_{g}(t), V\right)$, and determine $R_{\text {e,cril }}$.
(c) For what values of $R_{e}$ does the converter always operatc in CCM? in DCM?
(d) The ac input vollage has rms amplitude in the range 108 V to 132 V . The maximum load power is 100 W , and the minimum load power is 10 W . The de output voltage is 120 V . The switching frequency is 75 kHz . What value of $L$ guarantees that the conventer always operates in CCM? in DCM?
18.2 Derive expressions for the input characteristics of the buck-boost converter, similar to Eqs. (18.25) to (18.33). Sketch the converter input characteristics, and label the CCM-DCM boundary.
18.3 Derive expressions for the rms transistor and diode curtents of tectifiers based on the single-phase CCM Cuk topology. Express your results in forms similar to those of Table 18.3.
18.4 To obtain an isolated de output, the boost converter in Fig. 18.5 is replaced by the full-bridge trans-former-isolated CCM boost converter of Fig. 6.35. Derive an expression for the rms transistor current. Express your result as a function of $I_{\text {ac rms }}, W, V$ and $V_{W}$.
18.5 Comparison of CCM boost and isolated SEPIC topologies as universal-input single-phase rectifiers. You are giver that the do output voltage is $V=400 \mathrm{~V}$, the load power is $P=500 \mathrm{~W}$, and the rms input voltage varies between 90 and 270 V , such that the peak ac input voltage $V_{M}$ waries between $V_{m \text { min }}=127 \mathrm{~V}$ and $V_{\text {Mirret }}=382 \mathrm{~V}$. Define the transistor stress $S$ as the product of the worst-case peak transistor voltage and the worst-case rms transistor current. It is desired to minimize $S$.
(a) Detcrmine $S$ for the boost converter in this application.
(b) Briefly discuss your result of patt (a): if universal input operation was not required, and hence $V_{M}=382 \mathrm{~V}$ always, what $S$ would result?
In the isolated SEPIC, the transformer turns ration: 1 can be chosen to optimize the design.
(c) Expross $S$ for the $S E P I C$ as a function of $n, V, P, V_{M m n}$, and $V_{\text {Amax }}$.
(d) Choose $n$ for the SEPIC such that $S$ is minimized in this application Conpare with the results of parts (a) and (b).

In the boost-type de-3gae rectifice of Fig. 18.39, the ac-side inductances $L$ are not small: they exhibit line-frequency impedances that should not be ignored. The three-phase ac voltages are given by Eq. (18.150), and the duty cycles are modulated as in Eq. (18.156). The converter operates in the continuous conduction mode.
(a) Determine the magnitudes and phases of the line-to-neutral average voitages at the ae inputs to the switch network. Express your result in terms of $D_{m}, V$, and $\varphi$.
(b) Determine the real power $P$ and reactive power $Q$ drawn from the 3 ace source. Express your results as functions of $V_{M}, V_{4} D_{\text {m }} \varphi$, and $0 L$.
(c) How must $\varphi$ be chosen to obtain unity power factor?
18.7 In the boost-type dc-3øac rectifier of Fig. 18.39, the switch duty ratios are modulated as illustrated in Fig. 18.42. When the inductances $L$ are sufficiently small, a de output voltage $V$ equal to the peak line-toline ac imput voltage can be obtained, with undistonted ac lite curtents. As illustrated in Fig. 18.42, $d_{1}(f)$ is equal to I for $0^{\circ} \leq \omega t \leq 60^{\circ}$, where $\omega \boldsymbol{t}=0^{\circ}$ when $\left\langle v_{i 2}(t)\right\rangle_{r_{3}}=v$.
(a) Derive expressions for $d_{2}(t)$ and $d_{3}(f)$, over the interval $0^{\circ} \leq \omega t \leq 60^{\circ}$.
(b) State how $d_{1}(t), d_{2}(t)$, and $d_{3}(f)$ should vary over each $60^{\circ}$ interval.
18.8 The buck-type 3 pac-de rectifier of Fig. 18.44 operates in the continuous conduction mode. Transistors $Q_{1}$ to $Q_{6}$ operate with duty cycles $d_{1}(t)$ to $d_{6}(t)$, respectively.
(a) Determine the constraints on switch operation. Which transistors must not conduct simultaneously? Which duty cycles must total unity?
(b) Average the $3 \phi$ bridge switch network, to determine expressions for the average ac-side switch currents $\left\langle i_{a}(t)\right\rangle_{T_{3}},\left(i_{b}(t)\right\rangle_{T_{s}}$, and $\left\langle i_{c}(t)\right\rangle_{T_{s}}$
(c) Show that the average do-side switch voltage can be expressed as

$$
\left\langle v_{u t}(t)\right\rangle_{T_{s}}=\left(d_{\mid}(t)-d_{4}(t)\right)\left\langle v_{a t}(t)_{T_{s}}+\left(d_{3}(t)-d_{5}(t)\right)\left\langle v_{w r}(t)\right\rangle_{T_{s}}+\left(d_{3}(t)-d_{6}(t)\right)\left\langle v_{c n}(t)\right\rangle_{T_{s}}\right.
$$

(d) The duty cycles are varied as follows:


Fig. 18.44 Buck-type 3gac-de rectifier, Problem 18.8.

$$
\begin{aligned}
& d_{1}(\rho)=\frac{1}{3}+\frac{1}{2} D_{m} \sin (\omega t-\varphi) \\
& d_{2}(t)=\frac{1}{3}+\frac{1}{2} D_{m} \sin \left(\omega t-\varphi-120^{\circ}\right) \\
& d_{3}(t)=\frac{1}{3}+\frac{1}{2} D_{m} \sin \left(\omega t-\varphi-240^{\circ}\right) \\
& d_{4}(t)=\frac{1}{3}-\frac{1}{2} D_{m 2} \sin (\omega t-\varphi) \\
& d_{s}(t)=\frac{1}{3}-\frac{1}{2} D_{m n} \sin \left(\omega t-\varphi-120^{\circ}\right) \\
& d_{6}(t)=\frac{1}{3}-\frac{1}{2} D_{m 1} \sin \left(\omega t-\varphi-240^{\circ}\right)
\end{aligned}
$$

with the ac input voltages given by Eq. (18.150). The input filter has negligible eflect of the lowfrequency components of the converter waveforms. Determine the sleady-state de output voltage $V$, as a function or $V_{W,}, D_{m}$, and $\varphi$.
(e) Determine the power factor. You may assume that the input filter completcly removes the switching harmonics from the currents $i_{d}(t), i_{d}(t)$ and $i_{r}(t)$. However, the input filter elements consume or supply negligible line-frequency reaclive power.
18.9 In the three-phase DCM flyback rectifier of Fig. 18,45, the imput filter thas negligible effect on the lowfrequency components of the input ac waveforms. The transistor operales with switching frequency $f_{s}$ and ducy cycle $\alpha$. Flyback transformers $T_{1}, T_{2}$, and $T_{3}$ each have magnetizing inductance $L$ referred to the primary, turns ration: 1 , and have negligible leakage inductances.


Fig. 18.45 lsolated 3 bac-de rectifier based on the flyback converter operating in discontinuous conduction mode: Problem 18.9 .
(a) Determine expressions for the kow-fiequency components of the ac input and de outpot curtents.
(b) Derive an averaged equivalent circuit model for the converter, and give expressions for the ele-

## ment values.

(c) Derive the conditions for operation in the discontinuous conduction mode.
18.10 Power stage design of a universal-inpul boost rectilier. The objective of this problent is to work out the power stage design of a low harmonic rectifier based on the boost converter. This converter is to be designed to operate anywhere in the world, and hence the inpul voltage may wary over the cange 90 to 270 Vinns, 50 to 60 Hz . The converter produces a regulated 385 V de output, at 1000 W . The switching frequency $f_{s}$ is 100 kHz . You may assume that the controller operates perlectly, to produce an undistorted ac line curvent waveform and a well-regulated de output voltage.
(a) Derive an expression for how the duty cycle $d(t)$ will vary over the ac line cycle. You may neglect converter dynamics and losses. Sketch $d(t)$ under conditions of maximum and mimimum ac line voltage.
(b) Specify the inductor:
(i) Specily the value of $L$ such that, at the peak of the sinusoidat input volage, and under worst-case conditions, the inductor current ripple $\Delta_{i}$ is $20 \%$ of the instantaneous low frejuency current $i_{s}(t)$.
(ii) Specify the worst-case values of the peak and rms inductor current, assuming $100 \%$ efficiency
(c) Determine the worst-case tms currents of the MOSFET and diode, assuming $100 \%$ efficiency.
(d) Specify the yalue of $C$ that leads to a worst-case low-frequency ( $e_{5} f_{s}$ ) output voltage peak-peak ripple of 5 V .
(e) Given the following loss elements

| Inductor winding resistance | $0.1 \Omega$ |
| :--- | :--- |
| MOSFET on-resistance | $0.4 \Omega$ |
| Diode forward voltage drop | 1.5 V |
| Switching loss: model as $i_{g}^{2}(r)(0.25 \Omega)$ |  |

For a constant 1000 W load, and assuming that the controller operates perfectly as described above, lind the rectilier efficiency
(i) at an ac input voltage of 90 V ms
(ii) at an ac input voltage of 270 V rms
18.11 The flyback converter shown in Fig. 18.46 operates in the continuous conduction mode. The MOSFET


Fig. 18.46 Low-harmonic rectifier system based on the CCM Hyback converter, Problem 18.11.
has on-resistance $R_{\text {on }}$, and diode $D_{1}$ has a constant forward voltage drop $V_{D}$. All other loss elements can
be neglected. The tutns ratio of the flyback transformer is $1: 1$. The controler varies the duty cycle such that $\left\langle i_{g}(t)\right\rangle_{T_{s}}$ is equal to $v_{g}(t) / R_{e}$, where $R_{i}$ is the emulated resistance. The input voltage is $v_{i n}(t)=V_{m} \sin$ ( $\omega t$ ). The input filter temoves the switching harmontes from the input curtent $i_{R}(t)$, but bas negligible effect on the low-frequency components of the converter waveforms.
(a) Derive an expression for the rectifier efficiency, in terms of $V_{m}, V, V_{D}, R_{a r r}$, and $R_{e}$.
(b) Given the following values, find the value of MOSFET on-resistance which leads to an efficiency of $96 \%$.

| ras input voltage | 120 V |
| :--- | :--- |
| De output voltage | 120 V |
| Diode $D_{1}$ forward voltage drop | 1.5 V |
| Load power | 200 W |

18.12 Derive an expression for the emulated resistance $R_{e}\left(V_{g, m s}, R_{s}, k_{\nu+} v_{\text {comrob }}\right)$ of the average-curtent-controlled boost rectifier with ac line voltage feedforward, Fig. 18.14.
18.13 Derive the CPM boost rectifier static input characteristics, Eq. (18.57).
18.14 The boost rectifier system of Fig. 18.47 employs average current control with ac line voltage feedforward.
The ac line frequency is 50 Hz . The rectifier drives a constant-power load ol 500 W . The pulse-width modulator contains a ramp having a peak-to-peak amplitude of 3 V . There is no compensator in the inner wide-bandwidth average current control feedback loop. The average curtent sensing circuit has gain

$$
\frac{v_{u}(s)}{i_{s}(s)}=\frac{R_{s}}{\left(1+\frac{s}{\omega_{0}}\right)}
$$



Fig. 18.47 Average curent controlled boost rectifier with input woltage feedforward, Problem 18.14.

Other converter parameter values are

$$
\begin{array}{ll}
f_{s}=100 \mathrm{kHz} & L=2.5 \mathrm{mH} \\
f_{0}=\frac{\omega_{0}}{2 \pi}=10 \mathrm{kHz} & R_{s}=1 \Omega \\
V=385 \mathrm{~V} & V_{\mathrm{s}, \text { r.ms }}=230 \mathrm{~V}
\end{array}
$$

(a) Construct the magnitude and phase Bode diagrams of the loop gain $T_{i}(s)$ of the aperage-eurentcontrol loop. Label important features.
(b) Detcrmine numerical walues of the crossover frequency and phase margin of $T_{i}(s)$.

The outer low-bandwidth feedback loop has loop gain $T_{v}(s)$. The compensator of this loop has constant gain $G_{c v}(s)=330$. The multiplier gain is $k_{v}=2$. The capacitor value is $C=680 \mu \mathrm{~F}$. The reference voltage $v_{\text {rej }}(t)$ is 3.85 V
(c) Determine the peak magnitude of the output 100 Hz voltage ripple.
(d) Determine the quiescent control voltage $V_{\text {cuntron }}$.
(e) Construct the mangitude and phase Bode diagrams of the hoop gain $T_{\nu}(s)$ of the outer feedback loop. Label important features.
(f) Determine numerical values of the crossover frequency and phase margin of $T_{v}(s)$.
18.15 A critical conduction mode controller causes a boost rectifier to exhibit an ac input curent wayeform similar to Fig. 18.19(b). The ac input voltage is 120 Vrms at 60 Hz . The rectifier supplies 225 Vde to a 120 W load. The boost converter inductance is $L=600 \mu \mathrm{H}$.
(a) Determine the emulated resistance $R_{C}$.
(b) Write the numerical expression for the converter switching frequency $f_{s}$, as a function of $t_{u n t}$ and the applied terminal voltages. Sketch $f_{s}$ vs. time.
(c) What is the maximum switching frequency? What is the minimum switching frequency?
(d) Derive an analytical expression for the mos transistor current for this control method, as a function of the magnitude of the sinusoidal line current. Compare the rms transistor current of this approach with a CCM boost rectilier having negligible curtent switching ripple.

## Part V

## Resonant Converters

## 19

## Resonant Conversion

Part $V$ of this text deals with a class of conventers whose operation differs significantly from the PWM conventers covered in Parts I to IV. Resontant power converters [1-36] contain resonant $L-C$ networks whose voltage and cunent waveforms vary sinusoidally during one or more subintervals of each switching period. These sinusoidal variatious are large in magnitude, and hence the small ripple approximation introduced in Chapter 2 does not apply.

De-to-high-frequency-ac inverters are required in a variety of applications, including electronic ballasts for gas discharge lamps [3.4], induction heating, and electrosurgical generators. These applications typically require generation of a sinusoid of tens or hundreds of kHz , having moderate or low toral harmonic distortion. A simple resonant inverter system is illustrated in Fig. 19.1(a). A switch network produces a square wave voltage $v_{s}(t)$. As illustrated in Fig. 19.2, the spectrum of $v_{s}(t)$ contains fundamental plus odd harmonics. This voltage is applicd to the input terminals of a resonant tank network. The tank network resonant frequency $f_{0}$ is tuned to the fundamental component of $v_{x}(f)$, that is, to the switching frequency $f_{5}$, and the tank exhibits negligible response at the harmonics of $f_{s}$, In consequence, the tank current $i(t)$, as well as the load voltage $v(t)$ and load current $i(t)$, have essentially sinusoidal waveforms of frequency $f_{s}$, with negligible harmonics. By changing the switching frequency $f_{s}$ (closer to or further from the resonant frequency $f_{0}$ ), the magnitudes of $i_{i}(f), v(f)$, and $r(f)$ can be controlled, Other schemes for control of the output voltage, such as phase-shift control of the bridge switch network, are also possible. A variety of resonant tank networks can be employed; Fig. 19.1(b) to (d) illustrate the wellknown series, parallel, and LCC tank networks. lnverters employing the series resonant tank network are known as the series resonant, or series loaded, inverter. In the parallel resonant or parallel loaded inverter, the load voltage is equal to the resonant tank capacitor voltage. The LCC inverter employs tank capacitors both in series and in parallel with the load.

Figure 19.3 illustrates a hightfrequency inverter of an electronic ballast for a gas-discharge lamp. A half-bridge configuration of the LCC inverter drives the lamp with an approximately sinusoidal
(a)

(b)

(c)

(d)


Fig. 19.1 A basic class of resonant inverters that consigt of (a) a switch network $N_{s}$ that driwes a resonant tank network $N_{T}$ near resonance. Several common tank networks: (b) series, (c) paralle, (d) LCC.

Fig. 19.2 The tank network responds primarily to the fundamental component of the applied wavelorms.



Fig. 19.3 Half-bridge LCC inverter circuit, as an electronic ballast for a gas-discharge lamp.


Fig. 19.4 Derivation of a resonant de-de converter, by rectification and filtering of the output of a resomant inverter.
high-frequency ac waveform. The conventer is controlled to provide a relatively high voltage to start the lamp, and a lower voltage thereafter. When the ballast is powered by the ac utility, a low-harmonic rectifier typically provides the input de voltage for the inverter.

A resonant dc-dc converter can be constructed by rectifying and filtering the ac oulput of a resonant inverter. Figure 19.4 illustrates a series-resonant dc-dc converter, in which the approximately sinusoidal resonant tank output current $i_{R}(\sigma)$ is rectified by a diode bridge rectifier, and filtered by a large capacitor to supply a de load having current I and voltage V. Again, by variation of the switching frequency $f_{s}$ (closer to or further from the resonant frequency $f_{0}$ ), the magnitude of the tank current $i_{R}($ $)$, and hence also the de load current $I$, can be controlled. Resonant dc-dc converters based on series, parallel, LCC, and other resonant tank networks are well understood. These converters are employed when specialized application requirements justify their use. For example, they are commonly employed in high voltage dc power supplies [ 5,6 ], because the substantial leakage inductance and winding capacitance of high-voltage transformers icads unavoidably to a resonant tank network. The same principle can be employed to construct resonant link inverters or resonant link cycloconventers [7-9]: controllable switch networks are then employed on both sides of the resonant tank network.

Figure 19.5 illustates another approach to resonant power conversion, in which resonant ele-


Fig. 19.5 Dcrivation of a quasi-resonant converter: (a) conventional PWM switch network, (b) a ZCS quasi-resonant switch network, (c) a quasi-resonant buck converter is obtained by employing a quasi-resonant switch network such as (b) in a buck converter.
ments are inserted into the switch network of an otherwise-PWM converter. A resonant switch network, or quasi-resonant converter, is then obtained. For example, in Fig. $19.5(\mathrm{~b})$, resonant elements $L_{r}$ and $C_{r}$ are combined with the switch network transistor and diode. The resonant frequency of these elements is somewhat higher than the switching frequency. This causes the switch network waveforms $i_{1}(t)$ and $v_{2}(t)$ to become quasi-sinusoidal pulses. The resonant switch network of Fig. 19.5(b) can replace the PWM switch network of Fig. 19.5(a) in nearly any PWM converter. For example, insertion of the resonant switch network of Fig. 19.5(b) into the converter circuit of Fig. 19.5 (c) leads to a quasi-resonant buck converter. Numerous resonant switch networks are known, which lead to a large number of resonant switch versions of buck, boost, buck-boost, and other converters. Quasi-resonant converters are described in Chapter 20.

The chief advantage of resonant converters is their reduced switching loss, via mechanisms known as zero-current swithing ( ZCS ), and zero-voltage switching ( ZVS ). The tum-on and/or turn-off transitions of the various converter semiconductor elements can occur at zero crossings of the resonant converter quasi-sinusoidal waveforms. This eliminates some of the switching loss mechanisms described in Chapler 4. Hence, switching loss is reduced, and resonant converters can operate at switching frequencies that are higher than in comparable PWM converters. Zero-voltage switching can also eliminate some of the sources of converter-generated electromagnetic interference.

Resonant converters exhibit several disadvantages. Although the resonant element walues can be chosen such that good performance with high efficiency is obtained at a single operating point, typically it is difficult to optimize lhe resonant elemenis such that good performance is obtained over a wide range of load currents and input voltages. Significant curtents may circulate through the tark elements, even when the load is removed, leading to poor etficiency at light load. Also, the quasi-sinusoidal waveforms of resonant converters exhibit greater peak values than those exhibited by the rectangular waveforms of PWM converters, provided that the PWM current spikes due to diode stored charge are ignored. For
these reasons, resonant converters exhibit increased conduction losses, which can offset their reduced switching losses.

In this chapter, the properties of the series, parallel, and other resonant inverters and dc-dc converters are investigated using the simusoidal approximation [3,10-12]. Harmonics of the switching frequency are neglected, and the tank waveforms are assumed to be purely simusoidal. This allows simple equivalent circuits to be derived for the bridge inverter, tank, rectifier, and output filter portions of the converter, whose operation can be understood and solved using standard linear ac analysis. This intuitive approach is quite accurate for operation in the continuous conduction mode with a high- $Q$ response, but becomes less accurate when the tank is operated with a low $Q$-factor or for operation of de-de resonant converters in or near the discontinuous conduction mode.

For de-de resonant converters, the important result of this approach is that the de voltage conversion ratio of a continuous conduction mode resonant converter is given approximately by the ac transfer function of the tank circuit, evaluated at the switching frequency. The tank is loaded by an effective output resistance, having a value nearly equal to the output woltage divided by the output cument. It is thus quite easy to determine how the tank components and circuit connections affect the converter behavior. The influence of tank component losses, transformer nonidealities, etc., on the output voltage and converter efficiency can also bc found. Scveral resonant nctwork theorems are presented, which allow the load dependence of conduction loss and of the zero-voltage- or zero-curtent-switching properties to be explained in a simple and intuitive manmer.

It is found that the series resonant converter operates with a step-down voltage conversion ratio. With a 1 I transfomer tums ratio, the do output voltage is ideally equal to the do input voltage when the transistor switching frequency is equal to the tank resonant frequency. The output voltage is reduced as the switching frequency is increased or decreased away from resonance. On the other hand, the paralle] resonant converter is capable of both step-up and step-down of voltage levels, depending on the switching frequency and the effective tank $Q$-factor. The exact steady-state solutions of the ideal series and parallel resonant dc-dc converters are stated in Section 19.5.

Zero-voltage switching and zero-curtent switching mechanisms of the series resonant converter are described in Section 19.3. In Section 19.4, the dependence of resonant inverter properties on load is examincd. A simple frequency-domain approach explains why some resonant converters, over certain ranges of operating points, exhibit large circulating tank curtents and low efficiency. The boundaries of zero-voltage switching and zero-current switching are afso determined,

It is also possible to modify the PWM converters of the previous chapters, so that zero-chirent or zero-voltage switching is obtained. A number of diverse approaches are known that lead to soft switching in buck, boost, forward, flyback, bridge, and other topologies. Chapter 20 summarizes some of the well-known schemes, including resonant switches, quasi-square waye switches, the full-bridge zero-voltage transition converter, and zero-voltage switching in forward and flyback converters containing activeclamp snubbers. A detailed description of soft-switching mechanisms of diodes, MOSFETs, and IGBTs is also given.

### 19.1 SINUSOIDAL ANALYSIS OF RESONANT CONVERTERS

Consider the class of resonant conventers that contain a controlled switch network $N_{s}$ that drives a linear resonant tank network $N_{T}$. In a resonant inwerter, the tank network drives a resistive load as in Fig. 19.1. The reactive component of the load impedance, if any, can be effectively incorporated into the tank network. In the case of a resonant dc-de converter, the resonant tank network is connected to an uncontrolled rectifier network $N_{R}$, filter network $N_{F}$ and load $R$, as illustrated in Fig. 19.4. Many well-known converters can be represented in this form, including the seties, parallel, and LCC topologies.

In the most common motes of operation, the controlled switch network produces a square wave voltage output $v_{s}(i)$ whose frequency $f_{s}$ is close to the tank network resonant frequency $f_{0}$ In response, the tank network rings with approximately sinusoidal waveforms of frequency $f_{s}$. In the case where the resonant tank responds primarily to the fundamental component $f_{s}$ of the switch waveform $v_{s}(f)$, and has negligible response at the harmonic frequencies $n f_{s}, n=3,5,7, \ldots$, then the tank waveforms are well approximated by their fundamental components. As shown in Fig. 19.2, this is indeed the case when the tank network contains a bigh- $Q$ resonance at or near the switching frequency, and a low-pass characteristic at higher frequencies. Hence, let us neglect harmonics, and compute the relationships between the fundamental components of the tank terminal waveforms $v_{s}(t), i_{s}(t), i_{R}(t)$, and $v_{R}(t)$.

### 19.1.1 Controlled Switch Network Model

If the switch network of Fig. 19.6 is controlled to produce a square wave of frequency $f_{5}=\omega_{s} / 2 \pi$ as in Fig. 19.7, then its output voltage waveform $v_{y}(t)$ can be expressed in the Fourier series

$$
\begin{equation*}
\nu_{n}(t)=\frac{4 V_{g}}{\pi} \sum_{\mu=1,3.5, \ldots} \frac{1}{n} \sin \left(n \omega_{s} t\right) \tag{19.1}
\end{equation*}
$$

The fundamental component is

$$
\begin{equation*}
v_{s 1}(t)=\frac{4 V_{g}}{\pi} \sin \left(\omega_{s} t\right)=V_{s I} \sin \left(\omega_{s} t\right) \tag{19.2}
\end{equation*}
$$

which has a peak amptitude of $(4 / \pi)$ times the dc input voltage


Fig. 19.6 An ideal switch network. $V_{g}$, and is in phase with the original square wave $v_{s}(t)$. Hence, the switch network output terminal is modeled as a sinusoidal voltage generator, $v_{s 1}(t)$.

It is also of interest to model the converter de input port. This requires computation of the de component $I_{g}$ of the switch input current $i_{g}(d)$. The switch input current $i_{g}(t)$ is equal to the output cument $i_{s}(t)$ when the switches are in position 1 , and its inverse $-i_{s}(t)$ when the switches are in position 2 . Under the conditions described above, the tank rings sinusoidally and $i_{s}(t)$ is well approximated by a sinusoid of some peak aroplitude $I_{s 1}$ and phase $\varphi_{s}$ :

$$
\begin{equation*}
i_{s}(t) \approx I_{s} \sin \left(\omega_{s} t-\varphi_{s}\right) \tag{19,3}
\end{equation*}
$$

Fig. 19.7 Switch network ontput voltage $v_{s}(f)$ and its fundamental component $v_{s 1}(t)$.


Fig. 19.8 Switch nework waveforms $i_{s}(t)$ and $i_{g}(t)$.



Fig. 19.9 An equivalent circuit for the switch network, which models the fundamental component of the output voltage waveform and the de component of the input current waveform.

The input curtent waveform is shown in Fig. 19.8.
The de component, or average value, of the input current can be found by averaging $i_{g}(t)$ over one half switching period:

$$
\begin{align*}
\left\langle i_{g}(r)\right\rangle_{T_{s}} & =\frac{2}{T_{s}} \int_{0}^{T_{s} / 2}{ }_{i_{g}}(\tau) d \tau \\
& =\frac{2}{T_{s}} \int_{g}^{T_{s} / 2} I_{s l} \sin \left(\omega_{s} \tau-\varphi_{s}\right) d \tau  \tag{19.4}\\
& =\frac{2}{\pi} l_{s 1} \cos \left(\varphi_{s}\right)
\end{align*}
$$

Thus, the dc component of the converter input current depends directly on the peak amplitude of the tank input current $I_{s 1}$ and on the cosine of its phase shift $\varphi_{s}$.

An equivalent circuit for the switch is given in Fig. 19.9. This circuit models the basic energy conversion properties of the switch: the de power supplied by the voltage source $V_{g}$ is converted into ac power at the switch output. Note that the de power at the source is the product of $V_{s}$ and the dc component of $i_{g}(t)$, and the ac power al the switch is the average of $v_{v}(t) i_{i}(t)$. Furthermore, if the harmonics of $v_{s}(t)$ are negligible, then the switch output voltage can be represented by its fundamental component, a sinusoid $v_{s 1}(t)$ of peak amplitude $4 V_{g} / \pi$. It can be verified that the switch network de iaput power and fuudamental average output power, predicted by Fig. 19.9, are equal.

### 19.1.2 Modeling the Rectifier and Capacitive Filter Networks

In the series resonant de-dc converter, the output rectifier is driven by the ncarly sinusoidal tank output current $i_{F^{( }(t)}$. A large capacitor $C_{F}$ is placed at the dc output, so that the output voltage $v(t)$ contains negligible harmonics of the switchiug frequency $f_{s}$, as shown in Fig. 19.10. Hence, we can make the small-rip-

Fix ${ }_{\text {b }} 19.10$ Uncontrodled rectifier with caadaitive $\mathrm{ifl}_{\text {filter network. as in the series resonant converter. }}$

ple approximation as usual; $v(t)=V, i(t)=I$. The diode rectifiers switch when $i_{R}(t)$ passes through zero, as, shown in Fig. 19.11. The rectifier input voltage $v_{R}(t)$ is essentially a square wave, equal to $+v(t)$ when $i_{R}(t)$ is positive and $-v(t)$ when $i_{R}(t)$ is negative. Note that $v_{R}(t)$ is in phase with $i_{R}(t)$.

If the tank output current $i_{R}(f)$ is a sinusoid with peak amplitude $I_{R 1}$ and phase shift $\varphi_{R}$ :

$$
\begin{equation*}
i_{R}(t)=I_{R 1} \sin \left(\cos _{1} t-\varphi_{R}\right) \tag{19.5}
\end{equation*}
$$

then the rectifier input voltage may be expressed in the Foutier series

$$
\begin{equation*}
v_{R}(t)=\frac{4 V}{\pi} \sum_{n=1,3,5, \ldots} \frac{1}{n} \sin \left(n \omega_{n} t-\varphi_{R}\right) \tag{19.6}
\end{equation*}
$$

where $\varphi_{R}$ is the thase shift of $i_{R}(t)$, with respect to $v_{s i}(t)$. This voltage waveform is impressed on the output port of the resonant tank network. Again, if the tank network responds primarily to the fundamental component $\left(f_{n}\right)$ of $v_{R}(9)$, and has negligible response at the harmonic frequencies $n f_{s}, n=3,5,7 \ldots$, then the harmonics of $v_{R}(t)$ can be ignored. The voltage waveform $v_{R}(t)$ is then well approximated by its fundamertal component $v_{R}(t)$.

$$
\begin{equation*}
v_{R 1}(t)=\frac{4 V}{\pi} \sin \left(\omega_{R} t-\varphi_{R}\right)=V_{R 1} \sin \left(\omega_{r} t-\varphi_{R}\right) \tag{19.7}
\end{equation*}
$$

The fundamental voltage component $v_{R 1}(t)$ has a peak value of $(4 / \pi)$ times the de output voltage $V$, and is in phase with the current $i_{R}(t)$.


Fig. 19.11 Rectifier network input terminal waveforms: (a) actual waveforms $v_{R}(t)$ and $i_{R}(t)$, (b) fundamental components $v_{N 1}(t)$ and $i_{R!}(t)$.

Fig. 19.12 An equivalent circuit for the rectifier and filter network, which models the fundamental components of the rectifier ac input wawforms and the de components, of the load waveforms. The rectifier presents an effective resistive load $R_{c}$ to the tank network.


$$
R_{e}=\frac{8}{\pi^{2}} R
$$

The rectified tank output current, $\left|i_{R}(t)\right|$, is filtered by capacitor $C_{F}$. Since no de current can pass through $C_{F}$, the de component of $\left|i_{R}(t)\right|$ must be equal to the sleady-state load current $I$. By equating de components we obtain:

$$
\begin{align*}
I & =\frac{2}{T_{s}} \int_{i /}^{T_{S} 2} I_{R 1}\left|\sin \left(\omega_{i} t-\varphi_{R}\right)\right| d t \\
& =\frac{2}{\pi} I_{s 1} \tag{19.8}
\end{align*}
$$

Therefore, the load current and the tank output current amplitudes are directly related in steady state.
Since $v_{R}(t)$, the fundamental component of $v_{R}(t)$, is in phase with $i_{R}(t)$, the rectifier presents an effective resistive load $R_{e}$ to the tank circuit. The value of $R_{e}$ is equal to the ratio of $v_{R 1}(t)$ to $i_{R}(t)$. Division of Eq. (19.7) by Eq. (19.5), and elimination of $I_{R}$ using Eq. (19.8) yields

$$
\begin{equation*}
R_{u}=\frac{v_{n}(t)}{i_{g}(t)}=\frac{8}{\pi^{2}} \frac{V}{I} \tag{19.9}
\end{equation*}
$$

With a resistive load $R$ equal to $V / I$, this equation reduces to

$$
\begin{equation*}
R_{r}=\frac{8}{\pi^{2}} R=0.8106 R \tag{19.10}
\end{equation*}
$$

Thus, the tank network is damped by an effective load resistance $R_{e}$ equal to $81 \%$ of the actual load resistance $R$. An equivalent circuit that models the rectifier network input port fundamental components and output port de components is given in Fig. 19.12.

### 19.1.3 Resonant Tank Network

We have postulated that the effects of harmonies can be neglected, and we have consequently shown that the bridge can be modeled as a fundamental voltage source $v_{s 1}(t)$. In the case of a de-de converter, the rectifier can be modeled using an effective resistor of value $R_{e}$. We can now solve the resonant tank network by standard linear analysis.

As shown in Fig. 19.13, the tank circuit is a linear nctwork with the following voltage transfer function:

$$
\begin{equation*}
\frac{v_{R 1}(s)}{v_{s i}(s)}=H(s) \tag{19.11}
\end{equation*}
$$

Hence, the ratio $V_{R 1} / V_{s 1}$ of the peak magnitudes of $v_{R 1}(t)$ and $v_{s 1}(t)$ is given by:

$$
\begin{equation*}
\frac{V_{R 1}}{V_{s 1}}=|H(s)|_{i=j u_{s}} \tag{19.12}
\end{equation*}
$$

ln addition, $i_{R}(s)$ is given by:

$$
\begin{equation*}
i_{R}(s)=\frac{v_{\mathrm{R}}(s)}{R_{e}}=\frac{H(s)}{R_{e}} v_{s \mid}(s) \tag{19.13}
\end{equation*}
$$

So the peak magnitude of $i_{R}(t)$ is:

$$
\begin{equation*}
I_{R_{1}}=\frac{\|\left. H(s)\right|_{s=j 0_{s}}}{R_{e}} V_{s 1} \tag{19.14}
\end{equation*}
$$



Fig. 19.13 The linear tank network, excited by an effective sinusoidal input source and driving an effective resistive load.

Thus, the magnitude of the tank transfer function is found, with an effective resistive load.

### 19.1.4 Solution of Converter Voltage Conversion Ratio $M=V / V_{g}$

An equivalent circuit of a complete dc-dc resonant converter is depicted in Fig. 19.14. The voltage conversion ratio of the resonant converter can now be found:

$$
\begin{equation*}
M=\frac{V}{V_{g}}=\underbrace{\left(\frac{2}{\pi}\right)}_{\left(\frac{V}{J}\right)\left(\frac{1}{I_{R 1}}\right)\left(\frac{\left(I_{R 1}\right)}{V_{R 1}}\right)} \underbrace{\left(\frac{1}{R_{c}}\right)}_{\left(\frac{V_{R 1}}{V_{s 1}}\right)}\left(\|\left. H(s)\right|_{x=j w_{s}}\right)\left(\frac{(4)}{\left(\frac{V_{s 1}}{V_{k}}\right)}\right. \tag{19.15}
\end{equation*}
$$

Simplification by use of Eq. (19.10) yields:


Fig. 19.14 Steady-state equivalent citcuit that models the de and fundamental components of resonamt converter waveforms.

$$
\begin{equation*}
\frac{V}{V_{g}}=\|H(s)\|_{s=j u_{s}} \tag{19.16}
\end{equation*}
$$

Equation (19.16) is the desired result. It states that the de conversion ratio of the resonant converter is approximately the same as the ac transfer function of the resonant tank circuit, evaluated at the switching frequency $f_{s}$. This intuitive result can be applied to converters with many different types of tank circuits. However, it should be reemphasized that Eq. (19.16) is valid only if the response of the tank circuit to the harmonics of $v_{s}(t)$ is negligible compared to the fundamental response, an assumption that is not always justified. In addition, we have assumed that the switch network is controlled to produce a square wave and that the rectifier network drives a capacitive-type filter network. Finally, the transfer function $H(s)$ is evaluated using the effective load resistance $R_{e}$ given by Eq . (19,9).

### 19.2 EXAMPLES

### 19.2.1 Series Resonant DC-DC Converter Example

The serics resonant converter with switching frequency coutrol is shown in Fig. 19.4. Current-bidirectional two-quadrant switches are necessary. For this circuit, the tark network consists of a series $L$-C circuit, and Fig. 19.14 can be redrawn as in Fig. 19.15. The transfer function $H(s)$ is thercforc:

$$
\begin{align*}
H(s) & =\frac{R_{e}}{Z_{i}(s)}=\frac{R_{e}}{R_{r}+s L+\frac{1}{s C}} \\
& =\frac{\left(\frac{k}{Q_{k} \omega_{0}}\right)}{1+\left(\frac{s}{Q_{e} \omega_{0}}\right)+\left(\frac{s}{\omega_{0}}\right)^{2}} \tag{19.17}
\end{align*}
$$

where


Fig. 19.15 Steady-state equivalent circuit of the serjes resonant comerter.

$$
\begin{aligned}
& \omega_{0}=\frac{1}{\sqrt{L C}}=2 \pi f_{0} \\
& R_{0}=\sqrt{\frac{L}{C}} \\
& Q_{\mathrm{r}}=\frac{R_{0}}{R_{e}}
\end{aligned}
$$

The magnitude of $H\left(j \omega_{s}\right)$, which coincides with the converter de conversion ratio $M=V / V$, is

$$
\begin{equation*}
M=\mid H\left(j \omega_{s}\right) \|=\frac{1}{\sqrt{1+Q_{e}^{2}\left(\frac{1}{F}-F\right)^{2}}} \tag{19.18}
\end{equation*}
$$

where

$$
\begin{equation*}
F=f_{s} / f_{0} \tag{19.19}
\end{equation*}
$$

The Bode diagrams of $Z_{i}(s)$ and $H(s)$ are constructed in Fig. 19.16, using the graphical construction method of Chapter 8 . The series resonant impedance $Z_{i}(s)$ is dominated by the capacitor $C$ at low frequency, and by the inductor $L$ at high frequency. At the resonant frequency $f_{0}$, the impedances of the inductor and capacitor are equal in magnitude and opposite in phase; hence, they cancel. The series resonant impedance $Z_{i}(s)$ is equal to $R_{e}$ at $f=f_{0}$.

The transfer function $\|H(j \omega)\|$ is constructed graphically, by division of $R_{e}$ by the $\left\|Z_{i}\right\|$ asymptotes of Fig. 19.16. At resonance, one obtains $\|H\|=R_{c} / R_{c}$ $=1$. At frequencies above or below the resonant frequency. $\left\|Z_{i}\right\|>R_{e}$ and hence $\|H\|<1$. So the conversion ratio $M$ is less than or equal to 1 . It can also be seen that a decrease in the load resistance $R$, which increases the effective quality factor $Q_{e}$, causes a more peaked response in the vicinity of resonance. Exact characteristics of the series resonant converter are plotted in Fig. 19.45.

Over what range of switching frequencies is Eq. (19.18) accurate? The response of the tank to the fundamental component of $v_{s}(t)$ must be sufficiently greater than the response to the harmonics of $v_{s}(t)$. This is certainly true for operation above resonance because $H(s)$ contains a bandpass characteristic that decreases with a single pole slope for $f_{s}$ $>f_{0}$. For the same reason, Eq. $(19.18)$ is walid when the switching frequency is below but near resonance


Fig. 19.16 Construction of the Bode diagrams of $Z_{i}(s)$ and $H(s)$ for the series resonant converter.

However, for switching frequencies $f_{s}$ much less than the resonant frequency $f_{0}$, the simusoidal approximation breaks down completely because the tank responds more strongly to the harmonics of

Fig. 19.17 Excitation of the tank network by the third hamonic of the switching frequency.

$v_{s}(t)$ than to its fundamental. For example, at $f_{s}=f_{0} / 3$, the third harmonic of $v_{s}(t)$ is equal to $f_{0}$ and directly excites the tank tesonance. Some other lype of analysis must be used to understand what happens at these lower frequencies. Also, in the low- $Q$ case, the approximation is less accurate because the filter response is less peaked, and hence does not favor the fundamental component as strongly. As shown in a later section, discontinuous conduction modes may then occur whose waveforms are highly nonsinusoidal.

### 19.2.2 Subharmonic Modes of the Series Resonant Converter

If the $n^{\text {th }}$ harmonic of the switch output waveform $v_{s}(t)$ is close to the resonant tank frequency, $n f_{y}^{\prime} \sim f_{0}$. and if the tark effective quality factor $Q_{e}$ is sufficiently farge, then as illustrated in Fig. 19.17, the tank responds primarily to harmonic $n$. All other components of the tank waveforms can then be neglected, and it is a good approximation to replace $v_{s}(t)$ with its $n^{\text {th }}$ harmonic component:

$$
\begin{equation*}
v_{s}(t)=v_{s m}(t)=\frac{4 V_{g}}{n \pi} \sin \left(n \omega_{s} t\right) \tag{19.20}
\end{equation*}
$$

This expression differs from Eq. (19.2) because the amplitude is reduced by a factor of $1 / n$, and the fre-

Fig. 19.18 The subliarmonic modes of the series resonant converter. These nodes occur when the harmonics of the switching frequency excite the tank res. onance.

quency is $n f_{s}$ rather than $f_{s}$.
The arguments used to model the tank and rectifierfilter networks are unchanged from Section 19.1. The rectifier presents an effective resistive load to the tank, of value $R_{e}=8 R / \pi^{2}$. In consequence, the converter de conversion ratio is given by

$$
\begin{equation*}
M=\frac{V}{V_{g}}=\frac{\| H(j n(g) \mid}{n} \tag{19.21}
\end{equation*}
$$

This is a good approximation provided that $n f_{s}$ is close to $f_{0}$, and that $Q_{e}$ is sufficiently targe. Typical characteristics are sketched in Fig. 19.18.

The series resonant converter is not generally designed to operate in a subharmonic mode, since the fundamental modes yield greater output voltage and power, and hence higher efficiency. Nonetheless, the system designer should be aware of their existence, because inadvertent operation in these modes can lead to large signal instabilities.

### 19.2.3 Parallel Resonant DC-DC Converter Example

The paralle! resonant de-dc conventer is diagrammed in Fig. 19.19. It differs from the series resonant converter in two ways. First, the lank capacitor appears in parallel with the rectifier nctwork rather than in series: this causes the tank transfer function $H(s)$ to have a different form. Second, the rectifier drives an inductive-input low-pass filter. In consequence, the value of the effective resistance $R_{e}$ differs from that of the rectifier with a capacitive filter. Nonetheless, sinusoidal approximations can be used to understand the operation of the parallel resonant converter.

As in the series resonant converter, the switch network is contiolled to produce a square wave $v_{s}(t)$. If the tank network responds primarily to the fundamental component of $v_{s}(t)$, then arguments identical to those of Section 19.1 can be used to model the output fundamental components and input de components of the switch waveforms. The resulting equivalent circuit is identical to Fig. 19.9.

The uncontrolled rectifier with inductive filter network can be described using the dual of the arguments of Section 19.1.2. In the parallel resonant converter, the output rectifiers are driven by the nearly sinusoidal tank capacitor voiltage $v_{R}(t)$, and the diode rectifiers switch when $v_{R}(t)$ passes through zero as in Fig. 19.20. If the filter inductor current ripple is small, then in sleady-state the filter inductor current is essentially equal to the dc load current $I$. The rectifier inpul curtent $i_{R}(t)$ is therefore a square wave of amplitude $I$, and is in phase with the tank capacitor voltage $v_{R}(t)$ :


Fig. 19.19 Block diagram of the parallel resonant conventer.


Fig. 19.20 Rectifier telwork input terminal wavcforms, for the parallel resonant converter: (a) actual waveforms $v_{R}(t)$ and $i_{R}(t)$, (b) fundamental components $v_{R 1}(t)$ and $i_{R 1}(t)$.

$$
\begin{equation*}
i_{\mathrm{R}}(t)=\frac{4 l}{\pi} \sum_{n=1,3,5, \ldots}^{\infty} \frac{1}{n} \sin \left(n \omega_{n} t-\varphi_{R}\right) \tag{19.22}
\end{equation*}
$$

Where $\varphi_{R}$ is the phase shift of $v_{R}(t)$.
The fundamental component of $i_{R}(t)$ is

$$
\begin{equation*}
i_{R 1}(t)=\frac{4 I}{\pi} \sin \left(\omega_{s} t-\varphi_{R}\right) \tag{19.23}
\end{equation*}
$$

Hence, the rectifier again presents an effective resistive load to the tank circuit, equal to

$$
\begin{equation*}
R_{e}=\frac{v_{k 1}(t)}{i_{R 1}(t)}=\frac{\pi v_{R 1}}{4 l} \tag{19.24}
\end{equation*}
$$

The ac components of the rectified tank capacitor voltage $\left|v_{R}(t)\right|$ are removed by the oulput low pass filter. In sleady state, the output voitage $V$ is equal to the de component of $\left|v_{R}(t)\right|$;

$$
\begin{equation*}
V=\frac{2}{T_{S}} \int_{0}^{T_{s} / 2} v_{R^{\prime}}\left|\sin \left(\omega_{s} t-\varphi_{k}\right)\right| d t=\frac{2}{\pi} V_{B 1} \tag{19.25}
\end{equation*}
$$



$$
R_{e}=\frac{\pi^{2}}{8} R
$$

Fig. 19.21 All equivalent circuit for the rectifier and inductive filter network of the parallel resonatit converter, which models the fundatnental components of the rectifier ac input waveforms and the dc components of the load waveforms.

So the load voltage $V$ and the tank capacitor voltage amplitude are directly related in steady state. Substiturion of Eq. (19.25) and resistive load characteristics $V=/ R$ into $\mathrm{Eq}_{4}$ (19.24) yields:

$$
\begin{equation*}
R_{e}=\frac{\pi^{2}}{8} R=1.2337 R \tag{19.26}
\end{equation*}
$$

An equivalent circuit for the uncontrolled rectifier with inductive filter network is given in Fig. 19.21. This model is similar to the one used for the series resonant conventer, Fig. 19.12, except that the roles of the rectifier input voltage $v_{R}(t)$ and current $i_{R}(t)$ are interchanged, and the effective resistance $R_{e}$ has a different value. The model for the complete converter is given in Fig. 19.22.

Solution of Fig. 19.22 yields the converter de conversion ratio:


Fig. 19.22 Equivalent circuit for the parallel tesonant converter, which models the fundamental components of the tank waveforms, and the de components of the converter input current and output voltage.

$$
\begin{equation*}
M=\frac{V}{V_{s}}=\frac{8}{\pi^{2}}|H(s)|_{s=j w_{s}} \tag{19.27}
\end{equation*}
$$

where $H(s)$ is the tank transfer function

$$
\begin{equation*}
H(s)=\frac{Z_{u}(s)}{s L} \tag{19.28}
\end{equation*}
$$

and

$$
\begin{equation*}
Z_{u}(s)=s L\left\|\frac{1}{s C}\right\| R_{r} \tag{19.29}
\end{equation*}
$$

The Bode magnitude diagrams of $H(s)$ and $Z_{o}(s)$ are constructed in Fig. 19.23, using the graphical construction method of Chapter 8 . The impedance $Z_{0}(s)$ is the parallel combination of the impedances of the tank inductor $L$, capacitor $C$, and effective load $R_{*}$. The magnitude asymptote of the parallel combination of these components, at a given frequency, is equal to the smallest of the individual asymplotes $\omega L$, , / $O C$, and $R_{e}$. Hence, at low frequency where the inductor impedance dominates the parallel combination, $\left\|Z_{o}(s)\right\| \equiv \omega L_{\text {s }}$ while at ligh freguency the capacitor dominates and $\left\|Z_{o}(s)\right\| \cong 1 / \omega C$. At resonance, the impedances of the inductor and capacitor are equal in magnitude but opposite in phase, so that their effects cancel. The impedance $\left\|Z_{o}(s)\right\|$ is then equal to $R_{e}$ :

$$
\begin{equation*}
\left\|Z_{d j}(s)\right\|_{s=j \omega_{s}}=\frac{1}{\frac{1}{j \omega_{0}} L^{L}+j \omega_{0} C+\frac{1}{R_{e}}}=R_{e} \tag{19.30}
\end{equation*}
$$

with

$$
\omega_{0} L=\frac{1}{\omega_{0} C}=R_{0}
$$

The de conversion ratio is therefore

Fig. 19.23 Construction of Bode diagrams of $Z_{i}(s)$ and $H(s)$ for the parallel resonant converter.


$$
\begin{align*}
M & =\frac{8}{\pi^{2}} \left\lvert\, \frac{Z_{0}(s)}{s L}\left\|_{s=j \omega_{s}}=\frac{8}{\pi^{2}}\right\| \frac{1}{1+\frac{s}{Q_{t} \omega_{0}}+\left(\frac{s}{\omega_{0}}\right)^{2}}\right. \|_{s=\omega_{s}}  \tag{19.3~F}\\
& =\frac{8}{\pi^{2}} \frac{1}{\sqrt{\left(1-F^{2}\right)^{2}+\left(\frac{F}{Q_{e}}\right)^{2}}}
\end{align*}
$$

where $F=f_{I} / f_{0}$.
At resonance, the conversion ratio is

$$
\begin{equation*}
M=\frac{8}{\pi^{2}} \frac{R_{e}}{R_{0}}=\frac{R}{R_{0}} \tag{19.32}
\end{equation*}
$$

The actual peak value of $M$ occurs at a switching frequency slightly below the resonant frequency, with peak $M$ slightly greater than Eq. (19.32). Provided that the load resistance $R$ is greater than the tank characteristic impedance $R_{e}$, the parallel resonant converter can produce conversion ratios both greater than and less than one. In lact, the ideal parallel resonant converter can produce conversion ratios approaching infinity, provided that the output current is limited to values less than $V_{g} / R_{i 1}$. Of course, losses limit the maximum output voltage that can be produced by practical converters.

### 19.3 SOFT SWITCHING

As mentioned previously, the solt-switching phonomena known as zero-current switching (ZCS) and zero-voltage switching (ZVS) can lead to reduced switching loss. When the turn-on and/or turn-off tran-


Fig, 19.24 A series resonant converter incorporating a full-bridge switch network.
sitions of a semiconductor switching device coincide with the zero crossings of the applied waveforms, some of the switching loss mechanisms discussed in Section 4.3 are eliminated. In converters containing MOSFETs and diodes, zero-voltage switching mitigates the switching loss otherwise caused by diode recovered charge and semiconductor output capacitance. Zero-curreat switching can mitigate the switching loss caused by current tailing in IGBTs and by stray inductances. Zero-curtent switching can also be used for commutation of SCRs. In the majority of applications, where diode recovered charge and semiconductor output capacitances are the dominant sources of PWM switching loss, zero-voltage switching is preferred.

### 19.3.1 Operation of the Full Bridge Below Resonance: Zero-Current Switching

When the series and parallel resonant inverters and $\mathrm{dc}-\mathrm{dc}$ converters are operated below resonance, the zero-current switching phenomenon can occur, in which the circuit causes the transistor curtent to go to zero before the transistor is turned off. Let us consider the operation of the full bridge switch network of the series resonant converter in detail.

A full bridge circuit, realized using power MOSFETs and antiparallel diodes, is showin in Fig. 19.24. The switch output voltage $v_{s}(t)$, and its fundamental component $v_{s 1}(t)$, as well as the approximately sinusoidal tank cunent waveform $i(t)$, are illustrated in Fig. 19.25. At frequencies less than the tank resonant frequency, the input impedance of the series resonant tank network $Z_{i}(s)$ is dominated by the tank capacitor impedance [see Fig. 19.16(a)]. Hence, the tank presents an effective capacitive load to the bridge, and switch curent $i_{s}(t)$ leads the switch voltage fundamental component $v_{s 1}(0)$, as shown in Fig. 19.25. In consequence, the zero crossing of the current waveform $i_{s}(t)$ occurs before the zero crossing of the voltage $v_{s}(t)$.


Fig. 19,25 Switch network output waveforms for the series resonant converter, operated below resonance in the $k=1$ CCM Zero-curtent switching aids the transistor turn-off process.

Fig. 19.26 Transistor $Q_{1}$ voltage and current wavetorms, for operation of the series resonant converter below resonance in the $k=1 \mathrm{CCM}$.


For the half cycle $0<t<T / 2$, the switch voltage $v_{s}$ is cqual to $V_{g}$. For $0<t<t_{\beta}$, the current $i_{s}(t)$ is positive and transistors $Q_{1}$ and $Q_{4}$ conduct. Diodes $D_{1}$ and $D_{4}$ conduct when $i_{s}(t)$ is negative, over the interval $t_{\beta}<t<T_{s} / 2$. The siluation during $T_{s} / 2<t<T_{s}$ is symmetrical. Since $i_{s 1}(t)$ leads $v_{s 1}(t)$, the transistors conduct before their respective antiparallel diodes. Note that, at any given time during the $D_{1}$ conduction interval $t_{1}<t<T_{s} / 2$, transistor $Q_{1}$ can be turned off without incurting switching loss. The circuit naturally causes the transistor turn-off transition to be lossless, and long turn-ofi switching times can be tolerated.

In general, zero current switching can occur when the resonant tank presents an effective capacitive load to the switches, so that the switch curtent zero crossings occur before the switch voltage zero crossings. In the bridge configuration, zero cuurent swiching is characterized by the half-bridge conduction sequence $Q_{1}-D_{1}-Q_{2}-D_{2}$, such that the transistors are tumed off while their respective antiparallel diodes conduct. It is possible, if desired, to replace the transistors with naturally commutated thyristors whencere the zero-current-switching property occurs at the turn-off transition.

The transistor turn-on transition in Fig. 19.26 is similar to that of a PWM switch: it is hardswitched and is not lossless. During the turn-on transition of $Q_{1}$, diode $D_{2}$ must turn off. Neither the transistor curtent nor the transistor voltage is zero, $Q_{1}$ passes through a period of high instantaneous power dissipation, and switching loss occurs. As in the PWM case, the reverse recovery current of diode $D_{2}$ flows through $Q_{1}$. This current spike can be the largest component of switching loss. In addition, the energy stored in the drain-to-source capacitances of $Q_{1}$ and $Q_{2}$ and in the depletion layer capacitance of $D_{1}$ is lost when $Q_{1}$ turns on. These turn-on transition switching loss mechanisms can be a major disadvantage of zero-current-switching schemes. Since zero-current switching does not address the switching loss mechanisms that dominate in MOSFET converters, improvements in efficiency are typically not obscrved.

### 19.3.2 Operation of the Full Bridge Above Resonance: Zero-Voltage Switching

When the serics resonant converter is operated above resonance, the zero-voltage switching phenomenon can occur, in which the circuit causes the transistor voltage to become zero before the controller turns the

Fig. 19.27 Swich nelwork oulput waveforms for the series resonant converter, operated above resonance in the continuous conduction mode. Zero-volage swithing aids the transistor turn-on process.

transistor on. With a minor circuit modification, the transistor tum-off transitions can also be caused to oecur at zero voltage. This process can lead to significant reductions in the switching losses of converters based on MOSFETs and diodes.

For the full bridge circuit of Fig. 19.24, the switch output voltage $v_{s}(t)$, and its fundamental component $v_{s i}(t)$, as well as the approximately sinusoidal tank current waveform $i_{g}(t)$, are plotted in Fig. 19.27. At frequencies greater than the tank resonant frequency, the input impedance of the tank network $Z_{i}(s)$ is dominated by the tank inductor impedance. Hence, the tank presents an effective inductive load to the bridge, and the switch current $i_{s}(t)$ lags the switch voltage fundamental component $v_{s}(t)$, as shown in Fig. 19.27. In consequence, the zero crossing of the voltage waveform $v_{s}(t)$ occurs before the current waveform $i(t)$.

For the half cycle $0<t<T_{s} / 2$, the switch voltage $v_{s}(t)$ is equal to $+V_{s}$. For $0<t<t_{\alpha}$, the current $i_{s}(t)$ is negative and diodes $D_{1}$ and $D_{4}$ conduct. Transistors $Q_{1}$ and $Q_{4}$ couduct when $i_{s}(t)$ is positive, over the interval $t_{\alpha}<t<T_{s} / 2$. The waveforms during $T_{s} / 2<t<T_{s}$, are symmetrical. Since the zero crossing of $v_{s}(t)$ leads the zero crossing of $i_{s}(t)$, the transistors conduct after their respective antiparallel diodes. Note that, at any given time during the $D_{1}$ conduction interval $0<t<t_{G}$, transistor $Q_{I}$ can be turned on without incurring switching loss. The circuit naturally causes the transistor turn-on transition to be lossless, and long turn-on switching times can be tolerated. A particularly significant implication of this is that the switching loss associated with reverse recovery of the antiparallel diodes is avoided. Relatively slow diodes, such as the MOSFET body diodes, can be employed for realization of diodes $D_{1}$ to $D_{4}$. In addition, the output capacitances of transistors $Q_{1}$ to $Q_{4}$ and diodes $D_{1}$ to $D_{4}$ do not lead to switching loss.

In general, zero-voltage switching can occur when the resonant tank presents an effective inductive load to the switches, and hence the switch voltage zero crossings occur before the switch current zero crossings. In the bridge configuration, zero-voltage switching is characterized by the half-bridge conduction sequence $D_{1}-Q_{1}-D_{2}-Q_{2}$, such that the transistors are turned on while their respective antipar-

Fig. 19.28 Transistor $Q_{1}$ voluge and curtent waveforms, for operation of the series resonant converter above resontance in the $k=0 \mathrm{CCM}$.

allel diodes conduct. Since the transistor voltage is zero during the entire turn on lransition, switching loss due to slow turn-on times or due to energy storage in any of the device capacitances does not occur at tum-on.

The transistor turn-off transition in Fig. 19.28 is similar to that of a PWM switch. In converters that employ IGBTs or other minority-carrier devices, significant switching loss may occur at the tum-off transitions. The current tailing phenomenon causes $Q_{1}$ to pass through a period of high instantaneous power dissipation, and switching loss oceurs.

To assist the transistor tum off process, small capacitors $C_{\text {leg }}$ may be introduced into the legs of the bridge, as demonstrated in Fig. 19.29. In a converter employing MOSFETs, the device output capacitances are sufficient for this purpose, with no need for extemal discrete capacitors. A delay is also introduced into the gate drive signals, so that there is a short commutation interval when all four transistors are off. During the normal $Q_{1}, D_{1}, Q_{2}$, and $D_{2}$ conduction incervals, the leg capacitors appear in parallel with the semiconductor switches, and have no effect on the converter operation. However, these capacitors introduce commutation intervals at transistor tum-oft. When $Q_{1}$ is tumed off, the tank cerrent $i_{s}\left(T_{s} / 2\right)$ flows through the switch capacitances $C_{\text {leg }}$ instead of $Q_{1}$, and the voltage across $Q_{1}$ and $C_{\text {leg }}$ increases. Eventually, the voltage across $Q_{1}$ reaches $V_{p}$; diode $D_{2}$ then becomes forward-biased. If the MOSFET tum-off time is sufficiently fast, then the MOSFET is switched fully off before the drain voltage rises significanuly above zero, and negligible tumn-off switching loss is incurred. The energy stored in the device capacitances, that is, in $C_{\text {teg }}$, is transferred to the tank inductor. The fact that none of the semiconductor device capacitances or stored charges lead to switching loss is the major advantage of zerovoltage switching, and is the most common trotivation for its use. MOSFET converters can typically be operated in this manner, using only the intemal drain-to-source capacitances. However, other devices stech as IGBTs typically require substantial external capacitances to reduce the losses incurred during the IGBT tum-off transitions.

An additional advantage of zero-voltage switching is the reduction of EMI associated with device capacitances. In conventional PWM converters and also, to some extent, in zero-current switching converters, significant high-frequency ringing and current spikes are gencrated by the rapid charging and discharging of the semiconductor device capacitances during the turn-on and/or tum-off transitions.
(a)


Fig. 19.29 Introduction of small capacitors $C_{\text {leg }}$ : which reduce the turn-0ff-transition switching loss when the series resonant converter is operated above resonance: (a) bridge circuit, (b) transistor voltage waveform.
(b)


Ringing is conspicuously absent from the wavefoms of converters in which all semiconductor devices swith at zero voltage; these converters inherently do not generate this type of EMI.

### 19.4 LOAD-DEPENDENT PROPERTIES OF RESONANT CONVERTERS

The properties of the CCM PWM converters studied in previous chapters are largely unaffected by the load curfent. In consequence, these converters exhibit several desirable properties that are often taken for granted. The transistor current is proportional to the load current; hence conduction losses become small at light load, leading to good light-load efficiency. Also, the output impedance is low, and hence the dc output voltage does not significantly depend on the load $i-v$ characteristic (at least, in CCM). Unfortunately, these good properties are not necessarily shared by resonant converters. Of central importance in design of a resonant conventer is the selection of the resonant tank topology and element values, so that the transistor conduction losses at light load are minimized, so that zero-voltage switching is obtained over a wide range of load curtents (preferably, for all anticipated loads, but at least at full and intermediate load powers), and so that the conventer dynamic range is compatible with the load $i-v$ characteristic. These design issues are addressed in this section.

The conduction loss caused by circulating tank currents is well-recognized as a problem in resonant converter design. These currents are independent of, or only weakly dependent on, the load current, and lead to poor efficiency at light load. In Fig. 19.30, the switch current $i_{s}(s)$ is equal to $v_{s}(s) / Z_{i}(s)$. If we want the switch current to track the load current, then at the switching frequency \|I $Z_{i} \|$ should be dominated by, or at least strongly influenced by, the load resistance $R$. Unfortunately, this is often not consistent with the requirement for zero-voltage switching, in which $Z_{i}$ is dominated by a tank inductor.

Fig. 19.30 Resonant inventer model.


To design a resonant converter that exhibits good properties, the engineer must develop physical insight into how the load resistance $R$ affects the tank input impedance and output voltage.

In this section, the inverter output characteristics, zero-voltage switching boundary, and the dependence of transistor current on load resistance, are related to the properties of the tank network under the extreme conditions of an open-circuited or short-circuiled load. The undamped tank network responses are easily plotted, and the insight needed to optimize the tank network design can be gained quickly.

### 19.4.1 Inverter Output Characteristics

Let us first investigate how the magnitude of the inverter output voltage $\|v\|$ depends on the load current magnitude $\|i\|$. Consider the resonant inverter system of Fig. 19.30. Let $H_{\mathrm{os}}(s)$ be the open-circuit $(R \rightarrow \infty)$ transfer function of the tank network:

$$
\begin{equation*}
H_{m o}(s)=\left.\frac{v(s)}{v_{r f}(s)}\right|_{A-1 \infty} \tag{19.33}
\end{equation*}
$$

and let $Z_{00}(s)$ be the output impedance, determined when the source $v_{s 1}(s)$ is short-circuited. Then we can model the output port of the tank network using the Thevenin-equivalent circuit of Fig. 19.31. Solution of this circuit using the voltage divider formula leads to

$$
\begin{equation*}
v(s)=H_{s( }(s) v_{s 1}(s) \frac{R}{R+Z_{i 0}(\omega)} \tag{19.34}
\end{equation*}
$$

At a given angular switching frequency $\mathrm{o}_{s}=2 \pi f_{s}$, the phasor representing the magnitude and phase of the ac output voltage is found by letting $s=j 0 \mathrm{~s}$ :

$$
\begin{equation*}
v\left(j \omega_{s}\right)=H_{w}\left(j \omega_{v}\right) v_{s 1}\left(j \omega_{s}\right) \frac{R}{R+Z_{w j}\left(j \omega_{s}\right)} \tag{19.35}
\end{equation*}
$$

The magnitude can be found by noting that

$$
\begin{equation*}
\left\|v\left(j \omega_{s}\right)\right\|^{2}=v\left(j 0_{y}\right) v^{2}\left(j \omega_{s}\right) \tag{19.36}
\end{equation*}
$$

where $v^{*}\left(j \omega_{,}\right)$is the complex conjugate of $v\left(j 0_{s}\right)$, Substitution of Eq. (19.35) into Eq. (19.36) leads to


Fig. 19.31 Thevenin-equivalent circuit that models the output port of the tank network.

$$
\begin{align*}
& \mid v\left(j \omega_{s}\right) \|^{2}=\left(H_{\infty}\left(j \omega_{s}\right) v_{s 1}\left(j \omega_{y}\right) \frac{R}{R+Z_{00}\left(j \omega_{s}\right)}\right)\left(H H_{\omega}\left(j \omega_{k}\right) \omega_{s 1}\left(j \omega_{p}\right) \frac{R}{R+Z_{00}\left(j \omega_{s}\right)}\right) \\
& =H_{\infty}\left(j \omega_{s}\right) H_{\omega 0}^{*}\left(j \omega_{s}\right) v_{s 1}\left(j \omega_{s}\right) v_{s 1}^{*}\left(j \omega_{s}\right) \frac{R^{2}}{\left(R+Z_{\infty 0}\left(j \omega_{s}\right)\right)\left(R+Z_{o 0}\left(j \omega_{s}\right)\right)^{*}}  \tag{19.37}\\
& =\left\|H_{\infty}\left(j \omega_{s}\right)\right\|^{2}\left\|v_{x t}\left(j \omega_{j}\right)\right\|^{2} \frac{R^{2}}{\left(R+Z_{00}\left(j \omega_{s}\right)\right)\left(R+Z_{x 0}\left(j \omega_{s}\right)\right)^{*}}
\end{align*}
$$

This result can be further simplified with the assumption that the tank network contains only purely reactive elements, i.e., that any losses or other resistive elements within the tank network have negligible effect. Then the output impedance $Z_{\omega 0}\left(j \omega_{s}\right)$, as well as all other driving-point impedances of the tank network, are purely imaginary quantities. This implies that the complex conjugate $Z_{o 0}^{*}\left(j \omega_{s}\right)$ is given by

$$
\begin{equation*}
Z_{o 0}^{*}\left(j \omega_{s}\right)=-Z_{s n}\left(j \omega_{s}\right) \tag{19.38}
\end{equation*}
$$

Substitution of Eq. (19.38) into Eq. (19.37) and simplification lcads to

$$
\begin{equation*}
\left|v\left(j \omega_{s}\right)\right|^{2}=\frac{\left\|\left.H_{\omega j}\left(j \omega_{s}\right)\right|^{2}\right\| v_{s}\left(j \omega_{s}\right) \|^{2}}{\left(1+\frac{\mid Z_{\alpha \mu}\left(j \omega_{3}\right) \|^{2}}{R^{2}}\right)^{2}} \tag{19.39}
\end{equation*}
$$

with

$$
\begin{equation*}
R=\frac{\left\|v\left(j \omega_{s}\right)\right\|}{\left\|i\left(j \omega_{s}\right)\right\|} \tag{19.40}
\end{equation*}
$$

Substitution of Eq. (19.40) into Eq. (19.39) and rearrangement of terms yields

$$
\begin{equation*}
\left|v\left(j \omega_{s}\right)\right|^{2}+\left\|i ( j \omega _ { s } ) | ^ { 2 } \left|Z _ { \infty } ( j \omega _ { s } ) \left\|^{2}=\left|H_{\infty}\left(j \omega_{s}\right)\left\|^{2} \mid v_{r}\left(j \omega_{s}\right)\right\|^{2}\right.\right.\right.\right. \tag{19,41}
\end{equation*}
$$

Hence, at a given frequency, the inverter output characteristic, that is, the relationship between $\left\|v\left(j \omega_{s}\right)\right\|$ and $\left\|i\left(j \omega_{s}\right)\right\|$, is elliptical. Equation (19.41) can be further rearanged, into the form

Fig. 19.32 Elliptical output characteristics of resonant inverters. A resistive matched load is also illustrated.

$$
I_{s c}=\frac{\left|H_{\infty}\right| \| v_{x} \mid}{\| Z_{w 0} \mid}
$$

where the open-circuit voltage $V_{o c}$ and short-circuit current $I_{s c}$ are given by

$$
\begin{align*}
& V_{\omega c}=\| H_{\omega}\left(j \omega_{0}\right)| | v_{s}\left(j \omega_{s}\right) \mid \\
& I_{s c}=\frac{\| H_{\alpha c}\left(j \omega_{v}\right)| | v_{s}\left(j \omega_{s}\right) \mid}{\| Z_{\omega 0}\left(j \omega_{s}\right) \mid}=\frac{V_{o c}}{\left\|Z_{o 0}\left(j \omega_{s}\right)\right\|} \tag{19.43}
\end{align*}
$$

These inverter output characteristics are constructed in Fig. 19.32. This chatacteristic describes how, at a given switching frequency, the ac output voltage magnitude varies as the circuit is loaded. The equilibrium output voltage is given by the intersecion of this elliptical characteristic with the load $i-v$ characteristic. For example, Fig. 19.32 also illustrates a superimposed resistive load line having slope $1 / R$, in the special case where $R=\left\|Z_{o n}\left(j \omega_{r}\right)\right\|$. This value of $R$ corresponds to matched load operation, in which the converter output power is maximized. It can be shown that the operating point is then given by

$$
\begin{align*}
& \left\|\left(j \omega_{y}\right)\right\|^{2}=\frac{V_{o c}}{\sqrt{2}}  \tag{19.44}\\
& \left\|i\left(j \omega_{3}\right)\right\|^{2}=\frac{i_{i c}}{\sqrt{2}}
\end{align*}
$$

Note that Fig. 19.32 can also be applied to the output $i-v$ characteristics of resonant dc-de converters, since the output rectifier then loads the tank with an effective resistive load $R_{e}$.

### 19.4.2 Dependence of Transistor Current on Load

The transistors must conduct the curten appearing at the input port of the tank network, $i_{s}(t)$. This current is determined by the tark network input impedance $Z_{i}\left(j \omega_{s}\right)$ :


Fig. 19.33 Tank network paralel resonant converter example: (a) tank circuit, (b) Bode plot of input impedance magnitude $\left\|Z_{j}\right\|$ for the limiting cases $R \rightarrow 0$ and $R \rightarrow \infty$.

$$
\begin{equation*}
i_{s 1}\left(j \omega_{s}\right)=\frac{v_{s 1}\left(j \omega_{s}\right)}{Z\left(j \omega_{s}\right)} \tag{19.45}
\end{equation*}
$$

As described previously, obtaining good light-Ioad efficiency requires that $\| Z_{i}\left(j \omega_{s}\right)$ fl increase as the load resistance $R$ increases. To understand how $\left\|Z_{i}\left(j \omega_{s}\right)\right\|$ depends on $R$, let us sketch $\left\|Z_{i}\left(j 0_{s}\right)\right\|$ in the extreme cases of an open-circuited $(R \rightarrow \infty)$ and short-citcuited $(R \rightarrow 0)$ load;

$$
\begin{align*}
& Z_{i 0}\left(j \omega_{s}\right)=\left.Z_{i}\left(j \omega_{s}\right)\right|_{R \rightarrow 0}  \tag{19.46}\\
& Z_{i \omega}\left(j \omega_{s}\right)=\left.Z_{i}\left(j \omega_{s}\right)\right|_{R \rightarrow \infty}
\end{align*}
$$

For example, consider the parallel resonant converter of Figs. 19.19 to 19.23. The Bode diagrams of the impedances $\left\|Z_{i 0}\left(\omega_{s}\right)\right\|$ and $\left\|Z_{i \infty}\left(j \omega_{s}\right)\right\|$ are constructed in Fig. 19.33. $Z_{i g}(s)$ is found with the load $R$ shorted, and is equal to the inductor impedance $s L . Z_{i s}(s)$, found with the load $R$ open-circuited, is given by the series combination ( $s L+1 / s C$ ). It can be seen in Fig. 19.33 that the impedance magnitudes $\left\|Z_{i 0}\left(\omega_{s}\right)\right\|$ and $\left\|Z_{i s}\left(j \omega_{s}\right)\right\|$ intersect at frequency $f_{m}$. If the switching frequency is chosen such that $f_{s}<f_{m}$, then $\left\|Z_{i s}\left(j \omega_{s}\right)\right\|>\left\|Z_{i 0}\left(j \omega_{s}\right)\right\|$. The converter then cxhibits the desirable characteristic that the no-load switch current magnitude $\left\|\nu_{s}\left(j \omega_{s}\right)\right\| /\left\|Z_{i m}\left(j \omega_{s}\right)\right\|$ is smaller than the switch current under short-circuit conditions, $\left\|\nu_{s}\left(j \omega_{s}\right)\right\| /\left\|Z_{i 0}\left(j \omega_{s}\right)\right\|$. In fact, the short-circuit switeh current is limited by the impedance of the tank inductor, while the open-circuit switch curent is determined primarily by the impedance of the tank capacitor.

If the switching frequency is chosen such that $f_{s}>f_{m}$, then $\left\|Z_{i s o}\left(j \omega_{s}\right)\right\|<\left\|Z_{i 0}\left(\omega_{j}\right)\right\|$. The noload switch current is then greater in magnitude than the switch curtent when the load is short-circuited! When the load curtent is reduced or removed, the transistors will continue to conduct large curtents and generate high conduction losses. This causes the cfficiency at light load to be poor. It can be concluded that, to obtain good light-load efficiency in the parallel resonant converter, one should choose $f_{s}$ sufficiently less than $f_{m}$. Unfortunately, this requires operation below resonance, leading to reduced output voltage dynamic range and a tendency to lose the zero-voltage switching property.

A remaining question is how $\left\|: Z_{i}\left(j \omega_{n}\right)\right\|$ behaves for intermediate values of load between the open-circuit and short-circuil conditions. The answer is given by Theorem 1 below: $\left\|Z_{i}\left(j O_{s}\right)\right\|$ varies monotonically with $R$, and therefore is bounded by $\left\|Z_{i 0}\left(j \omega_{s}\right)\right\|$ and $\left\|Z_{i s o}\left(j \omega_{s}\right)\right\|$. Hence, the Bode plots of


Fig. 19.34 Series, parallel, and LCC resonant tank networks, and their input impedances $Z_{i 0}$ and $Z_{i c o}$.

the limiting cases $\left\|Z_{i 0}\left(\omega_{3}\right)\right\|$ and $\| Z_{i \infty}\left(j\left(0_{5}\right) \|\right.$ provide a correct qualitative understanding of the behavior of $\left\|Z_{i}\right\|$ for all $R$. The theorem is valid for lossless tank networks.

Theorem 1: If the tank metwork is purely reactive, then its input impedance $\left\|Z_{i}\right\|$ is a monotonic function of the load resistance $R$.
This theorem is proven by use of Middlebrook's Extra Element Theorem (see Appendix C). The tank network input impedance $Z_{i}(s)$ can be expressed as a function of the load resistance $R$ and the tank network driving-point impedances, as follows:

$$
\begin{equation*}
Z_{i}(s)=Z_{m p}(s) \frac{\left(1+\frac{R}{Z_{\infty 0}(s)}\right)}{\left(1+\frac{R}{Z_{i m n}(s)}\right)}=Z_{i m}(s) \frac{\left(1+\frac{Z_{v 0}(s)}{R}\right)}{\left(1+\frac{Z_{v e}(s)}{R}\right)} \tag{19.47}
\end{equation*}
$$

where $Z_{i n}$ and $Z_{i s}$ are the resonant network input impedances, with the load short-circuited or open-circuited, respectively, and $Z_{00}$ and $Z_{d o n}$ are the resonant network output impedances, with the source input short-circuited or open-circuited, respectively. These terminal impedances are simple functions of the tank elements, and their Bode diagrams are easily constructed. The input impedances of the series reso-
nant, parallel resonant, and LCC inverters are listed in Fig. 19.34. Since these impedances do not depend on the load, they are purely reactive, ideally have zero real parts [38], and their complex conjugates are given by $Z_{\phi 0}{ }^{*}=-Z_{\infty 0}, Z_{\infty \infty}{ }^{*}=-Z_{\infty \infty}$, etc. Again, recall that the magnitude of a complex impedance $Z(j \omega)$ can be expressed as the square root of $Z(j \omega) Z^{*}(j \omega)$. Hence, the magnitude of $Z_{i}(s)$ is given by

$$
\left.\begin{array}{rl}
\mid Z_{i} \|^{2} & =Z_{i} Z_{i}^{*}=Z_{i 0}(s) Z_{i 0}^{*}(s) \frac{(1}{\left(1+\frac{R}{Z_{00}(s)}\right.}\left(1+\frac{R}{Z_{o m}(s)}\right)
\end{array}\right)\left(1+\frac{R}{Z_{o 0}^{*}(s)}\right)
$$

where $Z_{i}^{*}$ is the complex conjugate of $Z_{i}$.
Next, let us differentiate Eq. (19.48) with respect to $R$ :

$$
\begin{equation*}
\frac{d\left|Z_{i}\right|^{2}}{d R}=2 R \|\left. Z_{\mathrm{ic}}\right|^{2} \frac{\left(\frac{1}{\left\|Z_{\mathrm{o}}\right\|^{2}}-\frac{1}{\|\left. Z_{o s}\right|^{2}}\right)}{\left(1+\frac{R^{2}}{\left\|Z_{\infty \infty}\right\|^{2}}\right)^{2}} \tag{19.49}
\end{equation*}
$$

The derivative has roots at (i) $R=0$, (ii) $R=\infty$, and in the special case (iii) where $\left\|Z_{i t}\right\|=\left\|Z_{\text {io }}\right\|$. Since the derivative is otherwise nonzero, the resonant network input impedance $\left\|Z_{i}\right\|$ is a monotonic function of $R$, over the range $0<R<\infty$. In special case (iii), $\left\|Z_{i}\right\|$ is independent of $R$. Therefore, Theorem 1 is proved.

An example is given in Figs. 19.36 and 19.35 , for the LCC inverter. Figure 19.35 illustrates the impedance asymptotes of the limiting cases || $Z_{i 0}| |$ and $\left\|Z_{i s}\right\|$. Variation of $\left|\mid Z_{i} \|\right.$ between these limits, for finite nonzero $R$, is illustrated in Fig. 19.36. The open-circuit resonant frequency $f_{\infty}$ and the short-circuit resonant frequency $f_{0}$ are given by

$$
\begin{align*}
& f_{0}=\frac{1}{2 \pi \sqrt{L C_{s}}}  \tag{19.50}\\
& f_{m}=\frac{1}{2 \pi \sqrt{L C_{s} \| C_{\mu}}}
\end{align*}
$$

where $C_{s} \| C_{p}$ denotes inverse addition of $C_{s}$ and $C_{p}$ :

$$
\begin{equation*}
C_{s} \| C_{p}=\frac{1}{\frac{1}{C_{s}}+\frac{1}{C_{p}}} \tag{19.51}
\end{equation*}
$$

For the LCC inverter, the impedance magnitudes $\left\|Z_{i n}\right\|$ and $\left\|Z_{i \infty}\right\|$ are equal at frequency $f_{m}$, given by

$$
\begin{equation*}
f_{u}=\frac{1}{2 \pi \sqrt{L C_{s} \| 2 C_{p}}} \tag{19.52}
\end{equation*}
$$

Fig. 19.35 Construction of the quantities $\left\|Z_{i,}\right\|$ and $\left\|Z_{i o}\right\|$, for the $L C C$ inverter.


Fig. 19.36 Variation of tank network input impedance $\left\|Z_{i}\right\|$ with load resistance $R$. LCC inverter. As the load resistance is increased, $\left\|Z_{i}\right\|$ changes monotonically from $\left\|Z_{i j}\right\|$ to $\left\|Z_{i s s}\right\|$.

If the switching frequency is chosen to be greater than $f_{m}$, then $\left\|Z_{i \infty}\right\|$ is less than $\left\|Z_{i j}\right\|$. This implies that, as the load current is decreased, the transistor current will increase. Such a converter will have poor efficiency at light load, and will exhibit significant circulating currents. If the switching frequency is chosen to be less than $f_{m}$, then the transistor current will increase with decrease with decreasing loud current. The shor-circuit curent is limited by $\mid Z_{i 0} \|$, while the circulating currents under open-circuit conditions are determined by $\left\|Z_{\text {isw }}\right\|$. In gencral, if $f>f_{m}$, then the transistor current is greater than or equal to the short-circuit current for all $R$. The inequality is reversed when $f<f_{m}$.

The impedance magnitudes $\left\|Z_{i 0}\right\|$ and $\left\|Z_{i \infty}\right\|$ are illustrated in Fig. 19.34 for the series, parallel, and LCC tank networks. In the case of the series tank network, $\left\|Z_{i \infty}\right\|=\infty$. In consequence, the no-load transistor current is zero, both above resonance and below resonance. Hence, the series resonant inverter exhibits the desirable property that the transistor current is proportional to the load current. In addition, when the load is short-circuited, the current magnitude is limited by the impedance of the series resonant tank. For the parallel and LCC inverters, it is desirable to operate below the frequency $f_{m}$.

Thus, the dependence of the transistor curnent on load can be easify determined, using an intuitive frequency-domain approach.

### 19.4.3 Dependence of the ZVS/ZCS Boundary on Load Resistance

It is also necessary to determine the critical load resistance $R=R_{\text {crit }}$ at the boundary between ZVS and $Z C S$. This boundary can also be expressed as a function of the impedances $Z_{i 0}$ and $Z_{i \text { ios }}$.

As discussed in Section 19.3, zero-voltage switching occurs when the switch current $i_{s}(b)$ lags the switch voltage $v_{s}(t)$. Zero-voltage switching occurs when $i_{s}(t)$ leads $v_{s}(t)$. This definition ignores the effects of semiconductor output capacitances, and hence gives an approximate ZVS/ZCS boundary. The phase between the switch current and switch voltage is again determined by the input impedance of the tank network:

$$
\begin{equation*}
i_{i 1}\left(j \omega_{j}\right)=\frac{v_{s 1}\left(j \omega_{p}\right)}{Z_{j} j\left(\omega_{j}\right)} \tag{19.53}
\end{equation*}
$$

Hence, zero-voltage swiching occurs when $Z_{i}\left(j \omega_{s}\right)$ is inductive in nature, zero-curent switching occurs when $Z_{i}\left(j \omega_{3}\right)$ is capacitive in nature, and the ZVS/ZCS boundary occurs where $Z_{i}\left(j \omega_{s}\right)$ has zero phase.

It is instructive to again consider the limiting cases of a short-circuited and open-circuited load. The Bode plots of $Z_{i 0}\left(j \omega_{s}\right)$ and $Z_{i m}\left(j \omega_{s}\right)$ for an LCC inverter example are sketched in Fig. 19.37. Since, in these limiting cases, the input impedance $Z_{i}$ is composed only of the reactive tank elements, $Z_{i 0}\left(j \omega_{s}\right)$ and $Z_{i c}\left(j \omega_{s}\right)$ are purely imaginary quantities having phase of either $-90^{\circ}$ or $+90^{\circ}$. For $f_{s}<f_{0}$, both $Z_{i n}\left(j \omega_{s}\right)$ and $Z_{i s}\left(j \omega_{s}\right)$ are dominated by the tank capacitor or capacitors; the phase of $Z_{i}\left(j \omega_{s}\right)$ is therefore $-90^{\circ}$. Hence, zero-current switching is obtained under both short-circuit and open-circuit conditions. For $f_{s}>f_{\infty}$, both $Z_{i 0}\left(j \omega_{s}\right)$ and $Z_{i s o}\left(j \omega_{s}\right)$ are dominated by the tank inductor; hence the phase of $Z_{i}\left(j \omega_{s}\right)$ is $+90^{\circ}$. Zero-voltage switching is obtained for both a short-circuited and an open-circuited load. For $f_{0}<f_{s}<f_{\infty}$, $Z_{i 0}\left(j \omega_{s}\right)$ is dominated by the tank inductor while $Z_{i o}\left(j \omega_{s}\right)$ is dominated by the tank capacitors. This implies that zero-voltage switching is obtained under short-circuit conditions, and zero-voltage switching is obtained under open-circuit conditions. For this case, there must be some critical value of load resistance $R=R_{c r i m}$ that represents the boundary between ZVS and ZCS , and that causes the phase of $Z_{i}\left(j \omega_{y}\right)$ to be equal to $0^{\circ}$.

The behavior of $Z_{i}\left(\omega_{s}\right)$ for nonzero finite $R$ is easily extrapolated from the limiting cases dis-

Fig. 19.37 Use of the input impedance quantities $Z_{i 0}$ and $Z_{\text {ios }}$ to determine the ZCS/ZVS boundarics, LCC example.

cussed above. Theorem 2 below shows that:

1. If zero-current switching occurs for buth an open-circuited load and a short-ciccuited load [ie., $Z_{i f}\left(j \omega_{s}\right.$ ) and $Z_{\text {te }}\left(j \omega_{s}\right)$ both have phase $\left.+90^{\circ}\right]$, then zero-current switching occurs for all loads.
2. If zero-voltage switching occurs for both an open-circuited load and a short-circuiled load [i.e., $Z_{i f}\left(j \omega_{s}\right.$ ) and $Z_{i \text { is }}\left(j \omega_{3}\right)$ both have phase $-90^{\circ}$, then zero-voltage switching oceurs for all loads.
3. If zero-vollage switching occurs for an open-circuited foad and zero-current switching occurs for a shortcircuited load [i,e., $Z_{i 0}\left(j \omega_{y}\right)$ has phase $-90^{\circ}$ and $Z_{i s}\left(j \omega_{s}\right)$ has phase $+90^{\circ}$ ], then zero-voltage switching occurs for $R>R_{\text {cril }}$, and zero-curent switching occurs for $R<R_{\text {crijl }}$, with $R_{\text {crir }}$ given by Eq, (19.54) below.
4. If zero-current switching occurs for an open-circuited load and zero-volage switching occurs for a short-
 occurs for $R>R_{\text {cric }}$, ant zero-voltage switching occurs for $R<R_{\text {eriri }}$, with $R_{\text {cri; }}$ given by Eq. (19.54) below.
For the LCC example, we can therefore conclude that, for $f_{s}<f_{0}$, zero-curtent switching occurs for all values of $R$. For $f_{s}>f_{\infty}$, zero-voltage switching occurs for all values of $R$. For $f_{0}<f_{s}<f_{\infty}$, the boundary between ZVS and ZCS is given by Eq. (19.54).

Theorem 2: If the tank network is purely reactive, then the boundary between zero-current switching and zero-voltage switching occurs when the load resistance $R$ is equal to the critical value $R_{\text {crio }}$, given by

$$
\begin{equation*}
R_{c r i t}=\left\|Z_{o 0}\right\| \sqrt{\frac{-Z_{i o n}}{Z_{i p}}} \tag{19.54}
\end{equation*}
$$

This theorem relies on the assumption that zero-current switching occurs when the tank input impedance is capacitive in nature, while zero-voltage switching occurs for inductive input impedances. The boundary therefore occurs where the phase of $Z_{i}(j \omega)$ is zero. This definition gives a necessary but not sufficient condition for zero-voltage switching when significant semiconductor output capacitance is present.

The result is derived by finding the value of $R$ which causes the imaginary part of $Z_{i}(j 0)$ in Eq. (19.47) to be zero. Since the tank network is assumed to ideal and lossless, the impedances $Z_{\alpha, 0}, Z_{d 0}$ and $Z_{i s a}$ must have zero real parts. Hence,

$$
\begin{equation*}
\operatorname{Im}\left(Z_{i}\left(R_{c r i t}\right)\right]=\operatorname{Im}\left(Z_{i \infty}\right) \operatorname{Re}\left(\frac{1+\frac{Z_{v 0}}{R_{c r i t}}}{1+\frac{Z_{o s}}{R_{c r i t}}}\right)=\operatorname{Im}\left(Z_{\mathrm{ros}}\right) \frac{\left(1-\frac{Z_{o 0} Z_{m o}}{R_{c r i t}^{2}}\right)}{\left(1+\frac{\mid Z_{c \infty} \|^{2}}{R_{c r i r}^{2}}\right)}=0 \tag{19.55}
\end{equation*}
$$

where $\operatorname{Im}(Z)$ and $\operatorname{Re}(Z)$ denote the imaginary and real parts of the complex quantity $Z$. The nontrivial solution to Eq. (19.55) is given by

$$
\begin{equation*}
1=\frac{Z_{a 0} Z_{o m}}{R_{\text {crir }}^{2}} \tag{19.56}
\end{equation*}
$$

hence,

$$
\begin{equation*}
R_{c c i n}=\sqrt{Z_{o 0} Z_{p \infty}} \tag{19.57}
\end{equation*}
$$

A useful equivalent form makes use of the reciprocity identities


Fig. 19.38 ZCSTZVS boundary, LCC inventer example: (a) variation of tank network input impedance phase shifi with load resistance, (b) Comparison of $R_{\text {crit }}$ with matched-load impedance \|| $Z_{00}$ If.

$$
\begin{equation*}
\frac{Z_{a j}}{Z_{b a}}=\frac{Z_{i 0}}{Z_{i \infty}} \tag{19.58}
\end{equation*}
$$

Use of Eq. (19.58) to eliminate $Z_{\text {co }}$ from Eq. (19.57) leads to

$$
\begin{equation*}
R_{\mathrm{cea}}=\left\|Z_{\mathrm{ij}}\right\| \sqrt{\frac{-Z_{\mathrm{ica}}}{Z_{i 0}}} \tag{19.59}
\end{equation*}
$$

This is the desired result. The quantity $Z_{o 0}$ is the inverter output impedance, and $R=\left\|Z_{o 0}\right\|$ corresponds to operation at matched load with maximum ontput power. The impedances $Z_{i \infty}$ and $Z_{i 0}$ are purely imaginary, and hence Eq. (19.59) has no real solution unless $Z_{\text {ioo }}$ aud $Z_{i 0}$ are of opposite phase. As illustrated in Fig. 19.37, if at a given frequency $Z_{i \infty}$ and $Z_{i 0}$ are bolh inductive, then zero-voltage switching occurs for all loads. Zero-current switching occurs for all loads when $Z_{i c o}$ and $Z_{i l}$ are both capacitive. Therefore, Theorem 2 is proved.

Figute $19.38(a)$ illustrates the phase response of $Z_{i}(j 0)$ as $R$ varies from 0 to $\infty$, for the LCC inverter. A typical dependence of $R_{\text {crit }}$ and the matched-load impedance $\left\|Z_{o 0}\right\|$ on frequency is illustrated in Fig. 19.38(b). Zero-voltage switching occurs for all loads when $f>f_{\text {os }}$, and zero-current switching occurs for all loads when $f<f_{0}$. Over the range $f_{0}<f<f_{\infty \infty}, Z_{i 0}$ is inductive while $Z_{j o s}$ is capacitive; hence, zero-voltage switching occurs for $R<R_{\text {crit }}$ while zero-cument switching occurs for $R>R_{c r i t}$. At frequency $f_{m}, R_{\text {trit }}=\left\|Z_{o 0}\right\|$, and hence the $\mathrm{ZVS} / \mathrm{ZCS}$ boundary is encountered exactly at matched load. It is commonly desired to obtain zero-voltage switching at matched load, with low circulating cunents and good elficiency at light load. It is apparent that this requires operation in the range $f_{0}<f<f_{m}$. Zero-voltage switching will then be obtained under matched-load and short-circuit conditions, but will be lost at light load. The choice of element values such that $\left\|Z_{i j}\right\| \leqslant\left\|Z_{i s}\right\|$ is advantageous in that the range of loads leading to zero-voltage switching is maximized.

### 19.4.4 Another Example

As a final example, let us consider selection of the resonant tank elements to obtain a given output characteristic at a certain switching frequency, and let's evaluate the effect of this choice on $R_{\text {crit }}$. It is desired to operate a resonant inverter at switching frequency $f_{s}=100 \mathrm{kHz}$, with an input woltage of $V_{g}=160 \mathrm{~V}$. The converter should be capable of producing an open-circuil peak output voltage $V_{o c}=400 \mathrm{~V}$. and should also produce a nominal output of $150 \mathrm{~V}_{\text {Ims }}$ at 25 W . It is desired to select resonant tank elements that accomplish this.

The specifications imply that the converter should exhibit an open-circuit transfer function of

$$
\begin{equation*}
\left\|H_{c o}\left(j \omega_{s}\right)\right\|=\frac{V_{o c}}{V_{s 1}}=\frac{(400 \mathrm{~V})}{\left(\frac{4}{\pi} 160 \mathrm{~V}\right)}=1.96 \tag{19.60}
\end{equation*}
$$

The required short-circuit current is found by solving Eq. (19.42) for $I_{\text {si }}$ :

$$
\begin{equation*}
I_{s c}=\frac{1}{\sqrt{1-\left(\frac{V}{V o c}\right)^{2}}} \tag{19.61}
\end{equation*}
$$

The specifications also imply that the peak voltage and current at the nominal operating point are

$$
\begin{align*}
& V=150 \sqrt{2}=212 \mathrm{~V} \\
& I=\frac{P}{V_{\text {rmis }}} \sqrt{2}=\frac{25 \mathrm{~W}}{150 \mathrm{~V}} \sqrt{2}=0.236 \mathrm{~A}  \tag{19.62}\\
& R_{\text {noma }}=\frac{V}{l}=900 \Omega
\end{align*}
$$

Substitution of Eq. (19.62) into Eq. (19.61) yields

$$
\begin{equation*}
I_{s r}=\frac{(0.236 \mathrm{~A})}{\sqrt{1-\left(\frac{212 \mathrm{~V}}{400 \mathrm{~V}}\right)^{2}}}=0.278 \mathrm{~A} \tag{19.63}
\end{equation*}
$$

Matched load therefore oceurs at the operating point

$$
\begin{align*}
& V_{\text {mat }}=\frac{V_{o c}}{\sqrt{2}}=283 \mathrm{~V} \\
& I_{m a x}=\frac{I_{\mathrm{It}}}{\sqrt{2}}=0.196 \mathrm{~A}  \tag{19.64}\\
& \left|Z_{w 0}\left(j \omega_{s}\right)\right|=\frac{V_{t r}}{I_{s c}}=1439 \Omega
\end{align*}
$$

Let us select the values of the tank elements in the LCC tank network illustrated in Fig. 19.39(a). The impedances of the series and parallel branches can be represented using the reactances $X_{s}$ and $X_{p}$ illustrated in Fig. 19.39(b), with

$$
\begin{align*}
& j X_{s}=j \omega_{s} L+\frac{1}{j \omega_{s} C_{s}}=j\left(\omega_{s} L-\frac{1}{\omega_{s} C_{s}}\right)  \tag{19.65}\\
& j X_{p}=\frac{1}{j \omega_{s} C_{p}}=j\left(-\frac{1}{\omega_{s} C_{p}}\right)
\end{align*}
$$

The transfer function $H_{\infty}\left(j \omega_{y}\right)$ is given by the voltage divider formula

$$
\begin{equation*}
H_{x=}\left(j \omega_{s}\right)=\frac{j X_{p}}{j X_{s}+j X_{p}} \tag{19.66}
\end{equation*}
$$

The output impedance $Z_{60}\left(0_{s}\right)$ is given by the parallel combination


Fig. 1939 Tank network of the LCC inverter example: (a) schematic: (b) representation of series and paralle] branches by reactances $X_{s}$ and $X_{p}$.

$$
\begin{equation*}
Z_{o(0}\left(j \omega_{j}\right)=j X_{v} \| j X_{p}=\frac{-X_{s} X_{p}}{j\left(X_{s}+X_{n}\right)} \tag{19.67}
\end{equation*}
$$

Solution of Eqs , (19.66) and (19.67) for $X_{\beta}$ and $X_{s}$ leads to

$$
\begin{align*}
& j X_{p}=\frac{Z_{m}\left(j \omega_{p}\right)}{1-H_{m}\left(j\left(\omega_{s}\right)\right.}  \tag{1968}\\
& X_{s}=X_{p} \frac{1-H_{m}\left(j \omega_{s}\right)}{H_{m}\left(j \omega_{s}\right)}
\end{align*}
$$

Hence, the capacitance $C_{p}$ should be chosen equal to

$$
\begin{align*}
& X_{p}=-1499 \Omega \\
& C_{p}=-\frac{1}{0_{s} X_{\nu}}=\frac{H_{m}\left(j \omega_{s}\right)-1}{\omega_{s}\left\|Z_{o 0}\left(j \omega_{s}\right)\right\|}=\frac{(1.96)-1}{(2 \pi 100 \mathrm{kHz})(1439 \Omega)} \cong 1 \mathrm{nF} \tag{19.69}
\end{align*}
$$

and the reactance of the series branch should be chosen according to

$$
\begin{equation*}
X_{s}=X_{p} \frac{1-H_{\omega}\left(j \omega_{s}\right)}{H_{\infty}\left(j \omega_{p}\right)}=(-1493 \Omega) \frac{1-(1.96)}{(1.96)}=733 \Omega \tag{19.70}
\end{equation*}
$$

Since $X_{s}$ is comprised of the series combination of the inductor $L$ and capacitor $C_{s}$, there is a degree of freedom in choosing the values of $L$ and capacitor $C_{n}$ to realize $X_{s}$. For example, we could choose $C_{s}$ very large (tending to a short circuit); this effectively would result in a parallel resonant converter with $L=X_{s} / \omega_{s}=1.17 \mathrm{mH}$. For nonzero $C_{s}, L$ must be chosen according to

$$
\begin{equation*}
L=\frac{1}{\omega_{s}}\left(X_{s}+\frac{1}{\omega_{s} C}\right) \tag{19.71}
\end{equation*}
$$

For example, the choice $C_{s}=C_{p}=1.06 \mathrm{nF}$ leads to $L=3.5 \mathrm{mH}$. Designs using different $C_{s}$ will exhibit exactly the same characteristics at the design frequency; however, the behavior at other switching frequencies will differ.

For the tank network illustrated in Fig. 1939, the walue of $R_{\text {crit }}$ is completely determined by the parameters of the output characteristic ellipse; i.e by the specification of $V_{g}, V_{o c}$ and $I_{s c}$. Note that $Z_{v o s}$, the tank output impedance with the tank input port open-circuited, is equal to $j X_{p}$. Substitution of expressions for $Z_{o \infty}$ and $Z_{o n}$ into Eq. (19.57) leads to the following expression for $R_{\text {crir }}$ :

$$
\begin{equation*}
R_{\text {crit }}=\sqrt{\frac{Z_{c 0}^{2}\left(j \omega_{s}\right)}{1-H_{m}\left(j \omega_{s}\right)}} \tag{1972}
\end{equation*}
$$

Since $Z_{o n}$ and $H_{x}$ are determined by the operating point specifications, then $R_{c r i t}$ is also. Evaluation of Eq. (19.72) for this example leads to $R_{\text {cri }}=1466 \Omega$. Therefore, the inverter will operate with zero-voltage switching for $R<1466 \Omega$, including at the nominal operating point $R=900 \Omega$. Other topologjes of tank network, more complex than the circuit illustrated in Fig. 19.39(b), may have additional degrees of freedom that allow $R_{c r i s}$ to be independently chosen.

The choice $C_{s}=3 C_{p}=3.2 \mathrm{nF}$ leads to $\mathrm{L}=1.96 \mu \mathrm{H}$. The following frequencies are obtained:

$$
\begin{align*}
& f_{s}=127 \mathrm{kHz} \\
& f_{m}=100.6 \mathrm{kHz}  \tag{19.73}\\
& f_{s}=100.0 \mathrm{kHz} \\
& f_{0}=64 \mathrm{kHz}
\end{align*}
$$

Regardless of how $C_{s}$ is chosen, the open-circuit tank input impedance is

$$
\begin{equation*}
Z_{i o s}=j\left(X_{s}+X_{p}\right)=j(733 \Omega+(-1493 \Omega))=-j 760 \Omega \tag{19.74}
\end{equation*}
$$

Therefore, when the load is open-circuited, the transistor peak cument has magnitude

$$
\begin{equation*}
\gamma_{s l}=\frac{V_{s l}}{\left\|Z_{j s u}\right\|}=\frac{\frac{4}{\pi}(160 \mathrm{v})}{760 \Omega}=0.268 \mathrm{~A} \tag{19.75}
\end{equation*}
$$

When the load is short-circuited, the transistor peak current has magnitude

$$
\begin{equation*}
I_{s 1}=\frac{V_{s 1}}{\| Z_{i n} \mid}=\frac{V_{s 1}}{\left|X_{v i}\right|}=\frac{\frac{4}{\pi}(160 \mathrm{~V})}{(733 \Omega)}=0.278 \mathrm{~A} \tag{19.76}
\end{equation*}
$$

which is nearly the same as the result in Eq. (19.75). The somewhat large open-circuit switch current occurs because of the relatively-high specified open-circuit output voltage; lower values of $V_{o c}$ would reduce the result in Eq . (19.75).

### 19.5 EXACT CHARACTERISTICS OF THE SERIES AND PARALLEL RESONANT CONVERTERS

The exact steady-state behavior of resonant converters can be detemined via methods such as stateplane analysis. A detailed analysis of resonant de-de converters is beyond the scope of this book. However, the exact steady-state characteristics of ideal series [1, 13-20] and parallel [6, 22-25] resonant dc-de converters (Fig. 19.40) ate summarized in this section. Small-signal ac modeling has also been described in the literature; several relevant papers are [27-30].

### 19.5.1 Series Resonant Converter

At a given switching frequency, the series resonant de-de converter can operate in one continuous conduction mode, and possibly in several discontinuous conduction modes. The mode index $k$ is defined as the integer that satisfies

$$
\begin{equation*}
\frac{f_{0}}{k+1}<f_{i}<\frac{f_{0}}{k} \quad \text { or } \quad \frac{1}{k+1}<F<\frac{1}{k} \tag{19.77}
\end{equation*}
$$

where $F=f_{s} / f_{0}$ is the normalized switching frequency. The subharmonic number $\xi$ is defined as
(a)

(b)


Fig. 19.40 Transformer-isolated resonant de-de converters: (a) series resonant converter, (b) parallel resonant converter.

$$
\begin{equation*}
\xi=k+\frac{1+(-1)^{k}}{2} \tag{19.78}
\end{equation*}
$$

Values of $k$ and $\xi$ as functions of $f_{s}$ are summarized in Fig. 19.41 (a). The subharmonic number $\xi$ denotes the dominant harmonic that excites the tank resonance. When the converter is heavily loaded, it operates in type $k$ continuous conduction mode. As the load is reduced (i.e., as the load resistance $R$ is increased), the converter enters the type $k$ discontinuous conduction mode. Further reducing the load causes the converter to enter the type $(k-1) \mathrm{DCM}$, type $(k-2) \mathrm{DCM}_{4} \ldots$, type 1 DCM . There is no type 0 DCM , and hence when the converter operates above resonance, only the type 0 continuous conduction mode is possible.

In the type $k$ continuous conduction mode, the series resonant converter exhibits cliptical output characteristics, given by

$$
\begin{equation*}
M^{2 \xi^{2}} \sin ^{2}\left(\frac{\gamma}{2}\right)+\frac{1}{\xi^{2}}\left(\frac{\gamma}{2}+(-1)^{k}\right)^{2} \cos ^{2}\left(\frac{\gamma}{2}\right)=1 \tag{19.79}
\end{equation*}
$$

For the transformer-isolated converters of Fig. 19.40, $M$ and $J$ are related to the load voltage $V$ and load current $/$ according to

$$
\begin{equation*}
M=\frac{V}{n V_{s}} \quad J=\frac{I n R_{0}}{V_{g}} \tag{19.80}
\end{equation*}
$$

Again, $R_{0}$ is the tank charactcristic impedance, referred to the transfomer primary side. The quantity $\gamma$ is the angular length of one-half of the switching period:
(a)

(b)

(c)


Fig. 19.41 Continuous conduction modes of the series resonant converter: (a) switching frequency ranges ovet which various mode indices $k$ and subharmonic numbers $\xi$ occur; (b) tank inductor curent waveform. type $k$ CCM, for odd $k$, (c) tank inductor current waveform, type $k$ CCM, for even $k$.

$$
\begin{equation*}
\gamma=\frac{\omega_{0} T_{s}}{2}=\frac{\pi}{F} \tag{19.81}
\end{equation*}
$$

Equation (19.79) is valid only for $k$ satisfying Eq. (19.77). It predicts that the voltage conversion ratio $M$ is restricted to the range

$$
\begin{equation*}
0 \leq M \leq \frac{1}{5} \tag{19.82}
\end{equation*}
$$

This is consistent with Eq. (19.21).
Typical CCM tank current waveforms are illustrated in Fig. 19.41. When $k$ is even, the tank inductor current is initially negative. In consequence, the switch network antiparallel diodes conduct first, for a fraction of a half resonant cycle. If $k$ is odd, then each half swiching period is initiated by conduction of the switch network transistors. In either case, this is followed by ( $\xi-1$ ) complete tank halfcycles of ringing. The half-switching period is then concluded by a subinterval shorter than one complete resonant half-cycle, in which the device that did not initially conduct is on. The next half switching period then begins, and is symmetrical.

The steady-state control-plane characteristic can be found for a resislive load $R$ obcying $V=I R$, by substitution of the normalized relation $J=M Q$ into Eq . (19.79), where $Q=n^{2} R_{0} / R$. Use of the quadratic formula and some algebratc manipulations allows solution for $M$, as a function of load (via $Q$ ) and switching frequency (via $\gamma$ ):

$$
\begin{equation*}
\left.M=\frac{\left(\frac{Q \gamma}{2}\right)}{\xi^{4} \tan ^{2}\left(\frac{\gamma}{2}\right)+\left(\frac{Q r}{2}\right)^{2}} \left\lvert\,(-1)^{\kappa+1}+\sqrt{1+\frac{\left[\xi^{2}-\cos ^{2}\left(\frac{\gamma}{2}\right)\right]\left[\xi^{4} \tan ^{2}\left(\frac{\gamma}{2}\right)+\left(\frac{Q \gamma}{2}\right)^{2}\right]}{\left(\frac{Q Y}{2}\right)^{2} \cos ^{2}\left(\frac{\gamma}{2}\right)}}\right.\right] \tag{19.83}
\end{equation*}
$$

This is the closed-form relationship between the conversion ratio $M$ and the switching frequency, for a resistive load. It is valid for any continuous conduction mode $k$.

The type $k$ discontinuous conduction modes, for $k$ odd, occur over the frequency range

$$
\begin{equation*}
f_{1}<\frac{f_{0}}{k} \tag{19.8}
\end{equation*}
$$

In these modes, the oupput voltage is independent of both load current and switching frequency, and is described by

$$
\begin{equation*}
M=\frac{1}{k} \tag{19.85}
\end{equation*}
$$

The type $k$ discontinuous conduction mode, for odd $k$, occurs over the range of load currents given by

$$
\begin{equation*}
\frac{2(k+1)}{\gamma}>j>2(k-1) \tag{19.86}
\end{equation*}
$$

In the odd discontinuous conduction modes, the tank current rings for $k$ complete resonant half cycles. All four output bridge rectificr diodes then become reverse-biased, and the tank current remains at zero until the next switching half-period begins, as illustrated in Fig. 19.42. Series resonant converters are not


Fig. 19.42 Tank inductor current waveform, type $k$ DCM, for odd $k$.
normally purposely designed to operate in odd discontinuous conduction modes, because the output voltage is not controllable. Nonetheless, when the load is removed with $f_{s}<f_{0}$, the series resonant converter operates in $k=1$ DCM with $M=1$.

The type $k$ discontinuous conduction mode, for $k$ even, also occurs over the frequency range

$$
\begin{equation*}
f_{s}<\frac{f_{0}}{k} \tag{19.87}
\end{equation*}
$$

Even discontinuous conduction modes exhibit current source characteristics, in which the load current is a function of switching frequency and input voltage, but not of the load voltage. The output relationship is:

$$
\begin{equation*}
J=\frac{2 k}{\gamma} \tag{19.88}
\end{equation*}
$$

Operation in this mode occurs for

$$
\begin{equation*}
\frac{1}{k-1}>M>\frac{1}{k+1} \tag{19.89}
\end{equation*}
$$

In the even discontinuous conduction modes, the tank current rings for $k$ complete resonant half-cycles during each switching half-pertod. All four output bridge then become reverse-biased, and the tank current remains at zero until the next switching half-period is initiated. Tank current waveforms are illustrated in Fig. 19.43 for even DCM.

The series resonant converter possesses some unusual properties when operated in an even discontinnous conduction mode. A de equivalent circuit is given in Fig. 19.44, consisting of a gyrator with gyration conductance $g=2 \mathrm{k} / \mathrm{g}^{3} R_{0}$. The gyrator has the property of transforming circuits into their dual networks; in the typical de-de converter application, the input voltage source $V_{k}$ is effectively transformed into its dual, an output current source of value $g V_{\text {. }}$. Series resonant converters have been purposely designed to operate in the $k=2 \mathrm{DCM}$, at power levels of several tens of $k W$.

The complete control plane characteristics can now be plotied using Eqs. (19.77) to (19.89).


Fig. 19.43 Tank inductor current waveform, type $k$ DCM, for even $k$.

Fig. 19.44 Steady-state equivalent circuit model for an even discontinuous conduction mode: an effective gyrator. The converter exhibits current source characteristics.


The result is shown in Fig. 19.45, and the mode boundaries are explicitly diagrammed in Fig. 19.46. It can be seen that, for operation above resonance, the only possible operating mode is the $k=0 \mathrm{CCM}$, and that the output woltage decreases monotonically with increasing switching frequency. Reduction in load current (or increase in load resistance, which decreases $Q$ ) causes the output voltage to increase. A number of successful designs that operate above resonance and utilize zero-voltage switching have been documented in the literature [7,21].

Operation below resonance is complicated by the presence of subharmonic and discontinuous conduction modes. The $k=1 \mathrm{CCM}$ and $k=2 \mathrm{DCM}$ are well behaved, in that the oulput voltage increases monotonically with increasing switching frequency. Increase of the load current again causes the output voltage to decrease. Successful designs that operate in these modes and employ zero-current switching are numerous. However, operation in the higher-order modes ( $k=2 \mathrm{CCM}, k=4 \mathrm{DCM}$, etc.) is normally avoided.

Given $F$ and $Q$, the operating mode can be evaluated directly, using the following algorithm. First the continuous conduction mode k corresponding to operation at frequency $F$ with heavy loading is found:

$$
\begin{equation*}
k=\operatorname{INT}\left(\frac{1}{F}\right) \tag{19.90}
\end{equation*}
$$

where INT( $x$ ) denoles the integer part of $x$. Next, the quantity $k_{1}$ is determined:


Fig. 19.45 Complete control plane characteristics of the series resonant converter, for the range $0.2 \leq F \leq 2$.


Fig. 19.46 Continuous and discontinuous conduction mode boundarics.


Fig. 19.47 Output characteristics, $k=0 \mathrm{CCM}$ (above resonance).

$$
\begin{equation*}
k_{\mathrm{t}}=\operatorname{INT}\left(\frac{1}{2}+\sqrt{\frac{1}{4}+\frac{\theta \pi}{2 F}}\right) \tag{19.91}
\end{equation*}
$$

The converter operates in type $k$ CCM provided that:

$$
\begin{equation*}
k_{1}>k \tag{19.92}
\end{equation*}
$$

Otherwise, the converter operates in type $k_{1}$ DCM. A simple algorithm can thereforc be defined, in which the conversion ratio $M$ is computed for a given $F$ and $Q$. First, Eqs. (19.90) to (19.92) are evaluated, to determine the operating mode. Then, the appropriate equation (19.83), (19.85), or (19.88) is evaluated to find $M$.

Output $I-V$ plane characteristics for the $k=0 \mathrm{CCM}$. plotted using Eq. (19.79), are shown in Fig . 19.47. The constant-ficquency curves are elliptical, and all pass through the point $M=1, J=0$. For a given switching frequency, the operating point is given by the intersection of the elliptical converter output characteristic with the load $I-V$ characteristic.

Output plane characteristics that combine the $k=1 \mathrm{CCM}, k=1 \mathrm{DCM}$, and $k=2 \mathrm{DCM}$ are shown in Fig. 19.48. These were plotted using Eqs. (19.79), (19.85), and (19.88). These curves were plotted with the assumption that the transistors are allowed to conduct no lenger than one tank half-cycle during each switching half-period; this eliminates subharmonic modes and causes the converter to operate in $k=2$ or $k=1 \mathrm{DCM}$ whenever $f_{s}<0.5 f_{0}$. It can be seen that the constant-frequency curves are elliptical in the continuous conduction mode, vertical (voltage source characteristic) in the $k=1 \mathrm{DCM}$, and horizontal (curtent source characteristic) in the $k=2$ DCM.


Fig. 19.48 Output characteristics, $k=1 \mathrm{CCM}, k=1 \mathrm{DCM}$, and $k=2 \mathrm{DCM}$ (below resonance).

### 19.5.2 Parallel Resonant Converter

For operation in the frequency range $0.5 f_{0}<f_{s}<\infty$, the parallel resonant dc-de converter exhibits one contimulus conduction mode and one discontimuous conduction mode. Typical CCM switch voltage $v_{x}(t)$, tank inductor curnent $i_{L}(t)$, and tank capacitor voltage $v_{C}(t)$ waveforms are illustrated in Fig. 19,49. The CCM converter output characteristics are given by

$$
\begin{gather*}
M=\left(\frac{2}{\gamma}\right)\left(\varphi-\frac{\sin \left(\frac{(\varphi)}{\cos }\left(\frac{\gamma}{2}\right)\right.}{( }\right)  \tag{19.93}\\
\varphi= \begin{cases}-\cos ^{-1}\left(\cos \left(\frac{\gamma}{2}\right)+J \sin \left(\frac{\gamma}{2}\right)\right) & \text { for } 0<\gamma<\pi \text { (above resonance) } \\
+\cos ^{-1}\left(\cos \left(\frac{\gamma}{2}\right)+J \sin \left(\frac{\gamma}{2}\right)\right) & \text { for } \pi<\gamma<2 \pi \text { (below resonance) }\end{cases} \tag{19.94}
\end{gather*}
$$

and where $M, J$, and $\gamma$ are again defined as in Eqs. (19.80) and (19.81). Given the normalized load current $J$ and the half-switching-period-angle $\gamma$, onc can evaluate Eq. (19.94) to find $\varphi$, and then evaluate Eq. (19.93) to find the converter voltage conversion ratio $M$. In other words, the output voltage can be found for a given load cumen and switching frequency, without need for computer iteration.

Fig. 19.49 Typical waveforms of the parallel resonant converter, operating in the continuous conduction mode.




A discontinuous conduction mode mechanism oceurs in the parallel resonant converter which is the dual of the discontinuous conduction mode mechanism of the series resonant converter. In this mode, a discontinuous subinterval occurs in which all four output bridge rectifier dioles are forward-biased, and the tank capacitor voltage remains at zero. This mode occurs both above and below resonance when the converter is heavily loaded. Typical DCM tank capacitor wotage and inductor current waveforms are illustrated in Fig. 19.50. The condition for operation in the discontinuous conduction mode is

$$
\begin{array}{ll}
J>J_{\text {cui }}(\gamma) & \text { for } \mathrm{DCM}  \tag{19.95}\\
J<J_{\text {ruw }}(\gamma) & \text { for } \mathrm{CCM}
\end{array}
$$

where

$$
\begin{equation*}
J_{\cos }(v)=-\frac{1}{2} \sin (w)+\sqrt{\sin ^{2}\left(\frac{\gamma}{2}\right)+\frac{1}{4} \sin ^{2}(v)} \tag{19.96}
\end{equation*}
$$

The discontinuous conduction mode is described by the following set of equations:


Fig. 19.50 Typical waveforms of the parallel resonant converter, operating in the discontinuous conduction mode.


Fig. 19.51 Exact output characteristics of the parallel resonant converter, for $F>0.5$. Solid curves: $C C M$, dashed curves: DCM.


Fig. 19.52 Exaet control characteristics of the parallel resonant converter, with a resistive load. Both CCM and DCM operation is included, for $0.5 \leq F \leq 3$.

$$
\begin{align*}
M_{c o} & =1-\cos (\beta) \\
J_{L D} & =J+\sin (\beta) \\
\cos (\alpha+\beta)-2 \cos (\alpha) & =-1  \tag{19.97}\\
-\sin (\alpha+\beta)+2 \sin (\alpha)+(\delta-\alpha) & =2] \\
\beta+\bar{\delta} & =\gamma \\
M & =1+\left(\frac{2}{Y}\right)(J-\delta)
\end{align*}
$$

Unfortunately, the solution to this set of equations is not known in closed form, because of the mixture of linear and trigonornetric terms. In consequence, the equalions must be solved iteratively. For a given $\gamma$ and $J$, a computer is used to iteratively find the angles $\alpha, \beta$, and $\delta . M$ is then evaluated, and the output plane characteristics can be plotted. The result is given in Fig. 19.51. The dashed lines are the DCM solutions, and the solid lines are the valid CCM solutions. Figure 19.51 describes the complete de behavior of the ideal parallel resonant converter for all switching frequencies above $0.5 f_{0}$. For given values of normalized switching frequency $F=f_{s} / f_{0}=\pi / q$, the relationship between the normalized output current $J$ and the nomalized output voltage $M$ is approximately elliptical. At resonance ( $F=1$ ), the CCM ellipse degenerates to the horizontal line $J=1$, and the converter exhibits current source characteristics. Above resonance, the converter can both step up the voltage ( $M>1$ ) and step down the voltage ( $M<1$ ). The nomalized load cument is then restricted to $J<1$, corresponding to $I<V_{g} / n R_{0}$. For a given switching frequency greater than the resonant frequency, the actual limit on maximum load current is even more restrictive than this limit. Below resomance, the conventer can also step up and step down the wolt-
age. Normalized load currents $J$ greater than one are also obtainable, depending on $M$ and $F$. However, no solutions occur when $M$ and $J$ are simultaneously large.

In Fig. I9.52, the control plane characteristics are plotted for a resistive load. The parameter $Q$ is defined for the parallel resonant converter as $Q=R / n^{2} R_{0}$. The nomalized load curent is then given by $J=M / Q$.

### 19.6 SUMMARY OF KEY POINTS

1. The sinusoidal approximation allows a great deal of insight to be gained into the operation of resonant inverters and de-de converters. The voitage conversion ratio of dc-de resonant converters can be directly related to the tank network transfer function. Other important converter properties, such as the output characteristics, dependence (or lack thereof) of transistor current on load current, and zero-voltage- and zero-curent-switching transitions, ciln also be understood using this approximation. The approximation is accurate provided that the ellective $Q$ factor is sulliciently large, and provider that the switching frequency is sufficiently close to resonance.
2. Simple equivalent circuits are derived, which represent the fundamental components of the tank network waveforms, and the de components of the de terminal waveforms.
3. Exact solutions of the ideal de-de series and parallel resonant converters are listed here as well. These solutions correctly predict the conversion ratios, for operation not only in the fundamental continuous conduction mode, but in discontinuous and sublarmonic modes as well.
4. Zero-voltage switching mitigates the switching toss caused by diode recovered charge and semiconducter device output capacitances. When the objective is to minimize switching lass and EMI, it is preferable to operate each MOSFET and diode with zero-woltage switching.
5. Zero-curent switching leads to natural commutation of SCRs, and can also mitigate the switching loss due to current tailing in IGBTs.
6. The input impedance magnitude $\left\|Z_{i}\right\|$, and hence also the transistor current magnitude, are monotonic lunctions of the load resistance $R$. The dependence of the transistor conduction loss on the load current can be easily understood by simply ploting $\left\|Z_{i}\right\|$ in the limiting cases as $R \rightarrow \infty$ and as $R \rightarrow 0$, or $\left\|Z_{i c}\right\|$ and $\left\|Z_{\text {ra }}\right\|$.
7. The ZVS/ZCS boundary is also a simple function of $Z_{i \text { er }}$ and $Z_{i 0}$. If ZVS occurs al open-circuit and at shot-circuit, then ZVS occurs for all loads. If ZVS occurs at short-circuit, and ZCS occurs at open-circuit, then ZVS is obtained at matched load provided that $\left\|Z_{i \infty}\right\|>\left\|Z_{i 0}\right\|$.
8. The output characteristics of all resonant inverters considered here are elliptical, and are deseribed completely by the open-circuit transfer function magnitude $\left\|H_{\infty}\right\|$, and the output impedance $\| Z_{o 0}$ i. These quantities can be chosen to match the output charactetistics to the appitication requirements.

## References

[1] F.C. SchWarz, "An Improved Method of Resonant Current Pulse Modulation for Power Converters," IEEE Power Electronics Specialists Conference, 1975 Record, pp. 194-204, June 1975.
[2] R.L. Steigerwald, "High Frequency Resonant Transistor De-Dc Converters," IEEE Transactions on Industrial Electronics, Vol. 31, No. 2, pp. 181-191, May 1984.
[3] M. Cosry and R. Nelms, "Designing a Parallel-Loaded Resonant Inverter for an Electronic Ballast Using
the Fundamental Approximation," IEEE Applied Power Electronics Conferente, 1993 Record, pp. 413-423.
[4] M. Gulko and S. Ben-YaAkoy, "Curent-Sourcing Push-Pull Parallel-Resonance Inverter (CS-PPRI): Theory and Application as a Fluorescent Lamp Driver," IEEE Applied Power Electronics Conference. 1993 Record. pp. 411-417.
[5] Y. Cheron, H. Foch, and J. Salesses, "Study of a Resonant Converter Using Power Transistors in a $25 k$ W X-ray Tube Power Supply." IEEE Power Electronicy Specialists Conference, Proceedings ESA Sessions, pp. 295-306, June 1985.
[6] S. D. Johnson, A. F. Witulski, and R. W. Erickson, "A Comparison of Resonant Topologies in High Voltage Applications," lEEE Transactions on Aerospace and Electronic Systems, Vol. 24, No. 3, pp. 263-274, July 1988.
[7] Y. MuRai and T. A. LIPO, "High Frequency Series Resonant De Link Power Conversion," IEEE Industry Applications Society Annual Mceting, 1988 Record, pp. 648-656.
[8] F. C. Schwarz, "A Doublesided Cyclo-Converter", lEEE Power Electronics Specialists Conference, 1979 Record, pp. 437-447.

19] D. Divan, "The Resonant De Link Converter: A New Concept in Static Power Conversion," IEEE Imdustry Applications Society Annual Meeting: 1986 Record, pp. 648-656.
[10] R.L. Stelgerwald, "A Comparison of Half-Bridge Resonant Converter Topologies," IEEE Appited Power Electronics Conference, 1987 Record, pp. 135-144.
[11] R. Severns, "Topologies for Three Element Resonant Converters," IEEE Applied Power Electronics Conference, 1990 Record, pp. 712-722.
[12] M. Kazimierczuk, W. Szaraniec, and S. Wang, "Analysis and Design of Parallel Resonant Converter at High $Q_{L}$ " JEEE Transcactions on Aerospoce and Electronic Systems, Vol. 28, pp. 35-50. January 1992.
[13] R. King and T. Stuart, "A Normalized Model for the Half Bridge Series Resonant Converter," IEEE Transactions on Aerospace and Etectronic Systems, March 1981, pp. 180-193.
[14] V. Vorperlan and S. Cuk, "A Complete DC Analysis of the Series Resonant Converter," IEEE Power Electronics Specialists Conference, 1982 Record, pp. 85-100, June 1982,
[15] R. KNG and T.A. STLART, "Inherent Overload Protection [or the Series Resonant Converter," IEEE Trans. actions on Aerospace and Elecironic Systems, Vo1. 19, No. 6, pp. 820-830, Nov. 1983.
[16] A. Witulski and R. Erickson. "Steady-State Analysis of the Scries Resonant Converter," IEEE Transactions on Aerospace and Electronic Systents, Vol. 21, No. 6, pp. 791-799, Nov. 1985.
[17] A. Wivulski and R. Erickson, "Design of the Series Resonant Cowerter for Minimum Component Stress," IEEE Transactions on Aerospace and Electronic Systems, Vol. 22, No. 4, July 1986, pp. 356-363.
[18] R. Oruganti and F.C. Lee, "Resonant Power Processors, Part 1: State Plane Analysis," IEEE Transactions on Industry Applications, Vol. 21, Nov./Dec. 1985, pp. 1453-1460.
[19] C.Q. LeE and K. Siri, "Analysis and Design of Series Resonant Converter by State Plane Diagram," IEEE

Transactions on Aerospace and Electronic Systems, Vol. 22, No. 6, pp. 757-763, November 1986.
[20] S. Trabert and R. Erickson, "Steady-State Analysis of the Duty Cycle Controlled Series Resonant Converter," IEEE Power Electronics Specialists Conference, 1987 Record, pp. 545-556.
$\$ 211$ K.D.T. Ngo, "Analysis of a Series Resonatt Converter Pulsewidth-Modulated of Current-Controlled for Low Switching Luss," IEEE Power Electronics Specialists Conference, 1987 Record, pp, 527-536, June 1987.
[22] R. ORUGANTI and F.C. LEE, "State PJane Analysis of the Parallel Resonant Converter," IEEE Power Elecmonics Specialists Conference, 1985 Record, pp. 56-73, June 1985.
[23] S. Johnson, "Steady-State Analysis and Design of the Parallel Resonant Converter;" M.S. Thesis, University of Colorado, Boulder, 1986.
[24] S. Johnson and R. Erickson, "Steady-State Analysis and Design of the Parallel Resonant Converter," JEEE Tronsactions on Power Elecironics, Vol. 3, No. 4, pp. 93-104, Jan. 1988.
[25] A. Bfat and M. Swamy, "Analysis and Design of a High-Frequency Parallel Resonant Converter Operating Above Resonance," IEEE Transactions on Aerospace and Electrontic Systems, Vol. 25, No. 4, July 1989, pp. 449-458.
[26] F.S. Tsal, P. Materd, and E.C. Lee, "Constant Frequency, Clamped Mode Resonamt Converters," IEEE Power Electronics Specialists Couference, 1987 Record, pp. 557-566, June 1987.
[27] V. VORPERIAN and S. Cuk, "Small-Signal Aualysis of Resonant Converters," IEEE Power Electronics Specialists Conference, 1983 Record, pp. 269-282, June 1983.
[28] V. Vorpertan, "High- $Q$ Approximation in the Small-Signal Analysis of Resonant Converters," IEEE Power Electronics Speciaists Conference, 1985 Record pp. 707-715.
[29] R. King and T. StuArt, "Small-Signal Model for the Series Resonant Converter," IEEE Transactions on Aerospace and Electronic Systems, May 1985, Vol. 21, No. 3, pp, 301-319.
[30] A. Witulski, A. Hernandez, and R. Erickson, "Small-Signal Equivalent Cicuit Modeling of Resonant Converters," IEEE Transactions on Power Electronics, January 1991.
[31] R. Fisher, K. NGO, and M. Kun, "A 500 kHz . 250 W Dc-dc Converter with Multiple Outputs Controlled by Phase-Shifted PWM and Magnetic Amplifiers." Proceedings of High Frequency Power Conversion Conference, pp. 100-110, May 1988.
[32] L. Mweene, C. Wright, and M. Schlecht, "A l kW, 500 kHz Front-End Converter for a Distributed Power Supply System," IEEE Applied Fower Electronics Conference, 1989 Record, pp. 423-432.
[33] R. Redl, L. Belogh, and D. Edwards, "Optimum ZVS Full-Bridge BC/DC Comerter with PWM Pbase-Shift Control: Analysis, Design Considerations, and Experimental Results," IEEE Appied Fower Electronics Conference, 1994 Record, pp. 159-165.
[34] J. G. Cho, J. A. SABATE, and F. C. Lee, "Novel Full Bridge Zero-Voltage-Transition PWM DCIDC Converter for High Power Applications:" IEEE Applied Power Electronics Conference, 1994 Record, pp. 143-149.
[35] O. D. Patterson and D. M. Divan, "Pseudo-Resonant Full Bridge DC/DC Comverter," IEEE Power Electronics Specialists Conference, 1987 Record, pp. 424-430.
[36] R. Farrington, M. Jovanowe, and F. C. Lee, "Alalysis of Reactive Power in Resonant Converters," IEEE Power Etectronics Specialists Conference, 1992 Record, pp. 197-205.
[37] R. D. Midolebrook, "Null Double Injection and the Extra Element Theorem," IEEE Transactions on Education, Vol. 32, No. 3, pp. 167-180, August 1989.
[38] D. TuTtLe, Network Symesis, New York: John Wiley \& Sons, Vol, I, Chapter 6, 1958.

## Problems

19.1 Analysis of a half-bridge de-de puradel resonant converter, operated above resontatce. In Fig. 19.53, the elements $C_{b}, L_{F}$, and $C_{F}$ ate large in value, and have negligible switching ripple. You may assume that all elements are ideal. You may use the sinusoidal approximation as appropriate.

(b)


Fig. 19.53 Half-bridge parallel resonant converter of Problem 19.1: (a) schematic, (b) switch voltage waveform.
(a) Sketch the waveform of the current $i_{g}(t)$.
(b) Construct an equivalent circuit for this converter, similar to Fig. 19.22, which models the fundamental components of the tank waveforms and the de components of the converter ioput current and output voltage. Clearly label the values and/or give expressions for all elements in your model, as appropriate.
(c) Solve your model to derive an expression for the conversion ratio $V / V_{s}=M\left(F_{1} Q_{\text {e }}, n\right)$.

At rated (maximum) load, this converter produces $I=20 \mathrm{~A}$ at $V=3.3 \mathrm{~V}$.
(d) What is the converter switching frequency $f_{s}$ at rated load?
(e) What is the maguitude of the peak transistor curvent at rated load?

At minimum load, the converter produces $I=2 \mathrm{~A}$ at $V=3.3 \mathrm{~V}$.
(f) What is the converter switching frequency $f_{s}$ at minimum load?
(g) What is the magnitude of the peak transistor current at minimum load? Compare with your answer from part (e)-what happens to the conduction loss and eflieiency at minimum load?
19.2 A de-de resonant converter contains an LCC tank network [Fig. 19.1(d)], with an output filter containing a filter inductor as in the parallel resonant dc-dc converter:
(a) Sketch an equivalent circuit model for this converter, based on the approximate sinusoidal analysis method of Section 19.1. Give expressions for all elements in your model.
(b) Solve your model, to derive an expression for the conversion ratio $M=V / V$. Express $M$ as a function of $F=f_{s} / f_{\infty}, Q_{e}=R_{e} / R_{\text {in }}$ and $n=C_{s} / C_{p}$, where $f_{s}$ is defined as in Eq. (19.50) and $R_{0}$ is

$$
R_{0}=\sqrt{\frac{L\left(C_{s}+C_{p}\right)}{C_{s} C_{p}}}
$$

(c) Plot $M$ vs. $/$, for $n=1$ and $Q_{2}=1,2$, and 5 .
(d) Plot $M$ vs. $F$, for $n=0.25$ and $Q_{t}=1,2$, and 5 .
19.3 Dual of the series resonant converter: In the converter illustrated in Fig. 19.54, $L_{F 1}, L_{F 2}$, and $C_{F}$ are large filter elements, whose switching ripples are small. $L$ and $C$ are tank elements, whose wavetorms $i_{L}(t)$ and $v_{c}(t)$ are tearly sinusoidal.


Fig. 19.54 Dual of the series resonant converter, Problem 19.3.
(a) Using the sinusoidal approximation method, develop equivalent circuit models for the switch network, tank network, and rectifier network.
(b) Sketch a Bode diagram of the parallel $L C$ parallel tank impedance.
(c) Solve your model. Find an analytical solution for the converter poltage conversion ratio $M=V / V_{g}$, as a function of the eflective $Q_{e}$ and the nomalized switching frequency $F=S_{s} / /_{0}$. Sketch $M$ vs. $F$.
(d) What can you say about the validity of the sinusoidal approximation for this converter? Which
parts of your $M$ vs. $F$ plot of part (c) are valid and accurate?
19.7 A series resonant dc-de converter operates with a de input voltage of $V_{g}=550 \mathrm{~V}$. The converter supplies 30 kV to a load. The de load power varies over the range 5 kW to 25 kW . It is desired to operate the power transistors with zero-voltage switching. The maximum feasible switching frequency is 50 kHz . An isolation transformer having a $1: n$ turns ratio is connected in series with the tank network. The peak tank capacitor voltage should be no greater than 2000 V , referred to the primary.
(a) Derive expressions for the peak tank capacitor volage and peak tank inductor curtent.
(b) Select values for the tark inductance, tank capacitance, and turns ratio, such that the given specifications are met. Attempt to minimize the peak tank inductor current, while maximizing the worst-case minimum switching frequency.
19.8 Figure 19.55 illustrates a full-bridge resonant inverter containing an LLC tank network.
(a) Sketch the Bode diagrams of the input impedance under slowt-circuit and open-circuit conditions: $\left\|Z_{i 0}(j \omega)\right\|$ and $\left\|Z_{i x}(j \omega)\right\|$. Give aralytical expressions for the resonant frequencies and asymptotes.
(b) Describe the conditions on switching frequency and load resistance that lead to zero-voltage switching.
(c) Derive at expression tor the lrequency $f_{m}$, where $\left\|Z_{i 0}\right\|=\left\|Z_{i=0}\right\|$.


Fig. 19.55 LLC inventer of Ptoblem 19.8.
(d) Sketch the Bode plot of $\| H_{r e}(j \omega$ ) li. Label the resonant frequency, and give analytical expressions for the asymptotes.
19.9 You are given the LLC inverter circuit of Fiy. 19.56. Under nominai conditions, this converter operates at switching frequency $f_{s}=100 \mathrm{kHz}$. All elements are ideal.


Fig. 19.56 Transfomer-isolated LLC inverter, Problem 19.9.
(a) Determine the numerical values of the open-circuit peak output voltage $V_{o c}$ and the short-circuit peak output current $f_{s c}$.
(b) Sketch the elliptical output characteristic. Over what portion of this ellipse does the converter operate with zero-voltage switching? Does it operate with zero-voltage switching at matched load?
(c) Sketch the Bode plots of $\left\|Z_{i m}\right\|$ and $\left\|Z_{i f}\right\|_{1}$ and label the numerical values of $f_{0}, f_{\infty}, f_{i n}$, and $f_{s}$
(d) What is the numerical value of the peak transistor carrent when $R=0$ ? When $R \rightarrow \infty$ ?
(e) The inverter operates with load resistances that can vary between $560 \Omega$ and an open circuit. What is the resulting range of output voltage? Does the inverter always operate with zero-voltage switching?
19.10 It is desired to obtain a converter with current source characteristics. Hence, a series resonant converter is designed for operation in the $k=2$ discontinuous conduction mode. The switching frequency is chosen to be $f_{s}=0.225 f_{0}$, where $f_{0}$ is the tank resonant frequency (consider only open-loop operation). The load $R$ is a linear resistance which can assume any positive value: $0 \leq R<\infty$.
(a) Plot the outjut characteristics ( $M$ vs. $J$ ), for all values of $R$ in the range $0 \leq R<$ oo. Label mode boundaries, evaluate the short-circuit current, and give analytical expressions for the output characteristics.
(b) Over what range of $R$ (referred to the tank characteristic impedance $R_{0}$ ) does the converter operate as intended, in the $k=2$ discontinuous conduction mode?
19.11 The parallel resonant converter as a single-phase high-quality rectifier. It is desired to utilize a trans-former-isolated parallel resonant dc-de converter in a single-phase low-hamonic rectifier system. By properly varying the converter switching frequency, a near-ideal rectifier system that can be modeled as in Fig. 18.12 is obtained. You may utilize the results of Section 19.5 .2 to answer this problem. The parallel resonant tank network contains an isolation transformer having a $1: n$ turns ratio. You may use either approximate graphical analysis or compuler iteration to answer parts (b) and (c).
(a) Plot the normalized input characteristics (normalized input voltage $m_{g}=n v_{g} / v$ ws. normalized input current $j_{g}=i_{g} n R_{\mathrm{v}} / v$ ) of the parallel resonant converter, operated in the continuous conduction mode above resonance. Plot curves for $F=f_{s} f_{0}=1.0,1.1,1.2,1.3,1.5$, and 2.0. Compare these characteristics with the desired linear resistive input characteristic $v_{g} / i_{g}=R_{\text {turnderd }}$.
(b) The converter is operated open-loop, with $F=$ I.I. The applied normalized input voltage is a rectified sinusoid of unity magnitude: $m_{\mathrm{g}}(t)=|\sin (\mathrm{cot})|$. Sketch the resulting normalized input current waveform $j_{s}(t)$. Approximately how large is the peak current? The crossover dead time?
(c) A fcedback loop is now added, which regulates the input current to follow the input voltage such that $i_{y}(t)=v_{g}(t) / R_{\text {emutured }}$. You may assume that the feedback loop operates perfcctly. For the case $R_{\text {onubaref }}=R_{0}$, and with the same applied $m_{y}(t)$ wavelorm as in part (b), sketch the switching frequency waveform for one ac line period fie., show how the controller must vary $F$ to regulate $\left.i_{s}(f)\right]$. What is the maximum value of $F$ ? Note: In practice, the converter would be designed to operate with a smaller peak value of $j_{g}$, so that the switching frequency variations would be better behaved.
(d) Choose elemeut values (tank inductance, tank capacitance, and transformer turns ratio) such that the converter of part (c) mects the following specifications:

| Ac input voltage | $120 \mathrm{Vrms}, 60 \mathrm{~Hz}$ |
| :--- | :--- |
| Dc output voltage | 42 V |
| Average power | 800 W |
| Maximum swithing frequency | 200 kHz |
| values to the primary side of the transformer. |  |

Refer the element values to the primary side of the transformer.

## 20

## Soft Switching

In addition to the resonant circuits introduced in Chapter 19, there has been much interest in reducing the switching loss of the PWM converters of the previous chapters. Several of the more popular approaches to obtaining sof switching in buck, boost, and other converters, are discussed in this chapter.

Mechanisms that cause switching loss are discussed in Chapter 4, including diode reverse tecovery, semiconductor output capacitances, and IGBT current tailing. Soft switching involves mitigation of one or more of these switching loss mechanisms in a PWM converter. 'The energy that would otherwise be lost is recovered, and is transferred to the converter source or load. The operation of a semiconductor device, during a given turn-on or tum-off switching transition, can be classified as hardswitched, zero-curtent switched, or zero-voltage switched. Operation of diodes and transistors with soft switching is cxamined in Section 20.1. In particular, it is preferable to operate diodes with zero-voltage switching at their tum-off transitions, and to operatc MOSFETs with zero-voltage switching during their tum-on transitions. However, zero-voltage switching comes at the expense of increased conduction loss, and so the engineer must consider the effect of soft switching on the overall converter efficiency.

Resonant switch converters are a broad class of conventers in which the PWM switch notwork of a conventional buck, boost, or other converter is replaced with a switch cell containing resonant elemeats. These resonant elements are positioned such that the semiconduclor devices operate with zerocurrent or zero-voltage switching, and such that one or more of the switching loss mechanisms is reduced or eliminated. Other soft-switching approaches may employ resonant switching transitions, but otherwise exhibit the approximately rectangular waveforms of hard-switched converters. In any case, the resulting hybrid converter combines the properties of the resonant switching network and the parent hard-switched PWM converter.

Soft-switching converters can cxhibit reduced switching loss, at the expense of increased conduction loss. Obtaining zero-voltage or zero-current switching requires that the resonant elements have large ripple; often, these elements are operated in a manner similar to the discontinuous conduction
modes of the series or parallel resonant converters. As in other resonant schemes, the objectives of designing such a converter are: (1) to obtain sunaller transformer and low-pass filter elements via increase of the switching frequency, and/or (2) to reduce the switching loss induced by component nonidealities such as diode stored charge, semiconductor device capacitances, and transformer leakage inductance and winding capacitance.

The resonant switch and soft-switching ideas are quite general, and can be applied to a variety of topologies and applications. A large number of resonant switch networks have been documented in the literature; a few basic approaches are listed here [ $1-24$ ]. The basic zero-current-switching quasi-resonant switch network is analyzed in detail in Section 20.2. Expressions for the average components of the switch network terminal waveforms are found, leading to determitation of the switch conversion ratio $\mu$. The switch conversion ratio $\mu$ performs the role of the duty cycle $d$ of CCM PWM switch networks. For example, the buck converter exhibits conversion ratio $M$ cqual to $\mu$. Both half-wave and full-wave ringing of the tank network is considered; these lead to different switch conversion ratio functions $\mu$. In general, given a PWM CCM converter having conversion ratio $M(d)$, we can replace the PWM switch network with a resonant switch network having switch conversion ratio $\mu$. The resulting quasi-resouant converter will then have conversion ratio $M(\mu)$. So we can obtain soft-switching versions of all of the basic converters (buck, boost, buck-boost, forward, fiyback, etc.), that exhibit zero-voltage or zero-current switching and other desirable properties.

In Section 20.3, the characteristics of several other resonant switch networks are listed: the zero-voltage-switching quasi-resonant switch network, the zero-current-switching and zero-voltageswirching quasi-square-wave nctworks, and the multiresonant switch network. One can obtain zero-voltage switching in all transistors and diodes using these networks.

Several related soft-switching approaches are now popular, which attain zero-voltage switching of the transistor or transistors in commonly-used converters. "The zero-voltage transition approach finds application in full-bridge buck-derived converters. Active-clamp smbbers are often added to forward and flyback converters, to attain zero-voltage switching and to reset the transformer. These circuits lead to zero-voltage switching of the transistors, but (less-han-optimal) zero-current switching of the second-ary-side diodes. Nonethelcss, high efficiency can be achieved, An auxiliary resonant-commutated pole can achieve zero-voltage switching in voltage-source inverters. These converters are briefly discussed in Section 20.4.

### 20.1 SOFT-SWITCHING MECHANISMS OF SEMICONDUCTOR DEVICES

When toosely used, the terms "zero-current switching" and "zero-voltage switching" normally refer to one or more switching transitions of the transistor in a converter. However, to fully understand how a converter gencrates switching loss, one must closely examine the switching transitions of every semiconductor device. As described in Section 4.3, there are typically several mechanisms that are sources of significant switching loss. At the turn-off transition of a diode, its reverse-recovery process can induce loss in the transistor or other elcments of the converter. The energy stored in the output capacitance of a MOSFET can be lost when the MOSFET turns on. IGBTs can lose significant energy during their turnoff transition, owing to the current-ailing phenomenon. The effects of zero-current switching and zerovoltage switching on each of these devices is discussed in detail below.


### 20.1.1 Diode Switching

As discussed in Chapter 4, the reverse-recovery process usually leads to significant switching loss associated with the turn-off transition of diodes. This is of ten the largest single source of loss in a hardswitched converter. Normally, negligible loss is associated with the turn-on transition of power diodes. Three types of diode turn-off transition waveforms are commonly encountered in modern switching converters: hard switching, zero-current switching, and zero-voltage switching.

Figure 20.1 illustrates a conventional hard-switched PWM buck converter. The diode voltage and current waveforms $v(t)$ and $i(t)$ are also illustrated, with an exaggerated reverse recovery time. The output inductor current ripple is small. The diode turns off when the transistor is tumed on; the reverse recovery process leads to a negative peak current of large amplitude. The diode must immediately support the full reverse voltage $V_{s}$, and hence both $v(t)$ and $i(t)$ must change with large slopes during reverse recovery. As described in Section 4.3.2, hard switching of the diode induces energy loss $W_{D}$ in the transistor, givea approximately by

$$
\begin{equation*}
W_{D}=V_{r} Q_{r}+T_{r} V_{s} I \tag{20.1}
\end{equation*}
$$

where $Q_{r}$ is the diode recovered charge and $t_{r}$ is the reverse recovery time, both taken to be positive quantities. The recovered charge is relatively large because the slope didt is large during the turn-off transition. The resonant circuit formed by the diode output capacitance $C_{j}$ and the diode package and other wiring inductances leads to ringing at the end of the reverse recovery time.

Figure 20.2 illustrates zero-current switching at the turn-off transition of a diode. The converter example is a quasi-resonant zero-voltage switching buck converter (see Section 20.3.1). The output inductor curent ripple is again small. However, tank inductor $L_{r}$ is now connected in series with the diode. The resulting diode current waveform i(t) changes with a limited slope as shown. The diode reverse-recovery process commences when it $(t)$ passes through zero and becomes negative. The negative $i(t)$ actively removes stored charge from the diode; during this reverse recovery time, the diode remains forward-biased. When the stored charge is removed, then the diode voltage must rapidly change to $-V_{g}$. As described in Section 4.3.3, energy $W_{D}$ is stored in inductor $L_{r}$ at the end of the reverse recovery time, given by


Fig. 20.2 Zero-cument swithing at the tum-off transition of a diode, ZVS quasi-resonant buck converter example: (a) converter schematic, (b) diode voltage and cument waveforms.

$$
\begin{equation*}
W_{D}=V_{r} Q_{r} \tag{20.2}
\end{equation*}
$$

The resonant circuit formed by $L_{r}$ and the diode output capacitance $C_{j}$ then cause this energy to be circulated between $L_{r}$ and $C_{r}$. This energy is eventually dissipated by parasitic resistive elements in the circuit, and hence is lost. Since Eqs. (20.1) and (20.2) are similar in form, the switching losses induced by the reverse-tecovery processes of diodes operating with hard switching and with zero-current switching are similar in magnitude. Zero-current switching may lead to sonewhat lower loss because the reduced di/dt leads to less recovered charge $Q_{r}$. Zero-current switching of diodes also typically leads to increased peak inverse diode voltage during the ringing of $L_{r}$ and $C_{j}$, because of the relatively large value of $L_{r}$.

When a diode operates with hard switching or zero-current switching, and when substantial inductance is present in series with the diode, then significant ringing is observed in the diode voltage waveform. A resonant circuit, comprised of the series inductance and the diode output capacitance, is excited by the diode reverse recovery process, and the resuling ringing voltage can be of large enongh magnitude to lead to breakdown and failure of the diode. A common example is the diodes on the secondary side of a hard-switched transformer-isolated converter; the resonant circuit is then formed by the transformer leakage inductance and the diode output capacitance. Other examples are the circuits of Figs. 20.2 and 20.36 , in which the series inductance is a discrete tank inductor.

A simple snubber circuit that is often used to prolect the diode from excessive reverse voltage is

Fig. 20.3 A dissipative nnubber circuit, for protection of a diode from excessive voltage caused by ringing.


Fig. 20.4 Zero-voltage switching at the turn-off transition of a diode, ZVS quasi-squarewave buck converter example: (a) converter schematic, (b) diode current and voltage wavelforms.
(a)

(b)

illustrated in Fig. 20.3. Resistor $R$ damps the ringing of the resonant circuit. Capacitor $C$ prevents the off-state voltage of the diode from causing excessive power loss in $R$. Nonetheless, the energy consumed by $R$ per switching period is typically greater than Eqs. (20.1) or (20.2).

Figure 20.4 illustrates zero-voltage switching at the tum-off transition of a diode. The figure illustrates the example of a zero-voltage switching quasi-square wave buck converter, discussed in Section 20.3.3. The output inductor $L_{r}$ of this converter assumes the role of the tank inductor, and exhibits large current ripple that causes the current i, (t) to reverse polarity. While the diode conducts, its current $i(t)$ is equal to $i_{r}(r)$. When $i_{r}(r)$ becomes negative, the diode continues to conduct until its stored charge $Q_{r}$ has been removed. The diode then becomes reverse-biased, and $i_{r}(t)$ flows through capacitor $C_{r}$ and the diode output capacitance $C_{\text {. }}$. The diode voltage and current both change with limited slope in this type of switching, and the loss induced by the diode reverse-recovery process is negligible because the waveforms are not significantly damped by parasitic resistances in the circuit, and because the peak currents during reverse recovery are relatively low. The diode stored charge and diode output capacitance both behave as an effective nonlinear capacitor that can be combined with (or replace) tank capacitor $\mathcal{C}_{r^{*}}$ Snubber circuits such as Fig. 20.3 are not necessary when the diode operates with zero-voltage switching.

Thus, zero-voltage switching at the turn-off transition of a diode is the preferted approach, that leads to minimum switching loss, Zero-current switching at the lum-off transition can be problematic, because of the high peak inverse voltage induced across the diode by ringing.

### 20.1.2 MOSFET Switching

The switching loss mechanisms typically encountered by a MOSFET in a hard-switched converter are discussed in Chapter 4, and typical MOSFET voltage and current wavefoms are illustrated in Fig. 20.5. The most significant components of switching loss in the MOSFET of this circuit are: (1) the loss

induced by the diode reverse recovery process, and (2) the loss of the energy stored in the MOSFET output capacitance $C_{d s}$. Both loss mechanisms occur during the MOSFET turn-on process.

In the hard-switched circuit of Fig. 20.5, there is essentially no switching loss incurred during the MOSFET tum-off transition. This occurs because of the substantial output capacitance $C_{d s}$ of the MOSFET. This capacitance holds the voltage $v(t)$ close to zero while the MOSFET turns off, so that the turn-off switching loss is very small. After the MOSFET has tumed off, the output inductor current $l$ flows through $C_{d b}$. The voltage $v(f)$ then increases until $v=V_{g}$ and the diode becomes forward biased.

However, when the MOSFET turns on, a high peak current flows through the MOSFET channel, induced by the diode reverse recovery and by the output capacitances of the MOSFET and diode. This leads to substantial energy loss during the hard-switched turu-on transition of the MOSFET.

When a MOSFET (or other transistor) operates with hard switching, and when substantial inductance is present in series with the MOSFET, then significant ringing is observed in the MOSFET voltage waveform. A resonant circuit, composed of the MOSFET output capacitance and the series inductance, is excited when the MOSFET turns off, and the resulting ringing volcage can be of large enough magnitude to lead to breakdown and failure of the MOSFET. A common example is the MOS-


Fig. 20.6 Insertion of a dissipative voltage-clamped snubber circuit into a flyback converter. The MOSFET voltage is clamped to a peak walue of $\left(V_{g}+v_{s}\right)$.

FET of the flyback converter, in which series inductance is introduced by the tramsfonmer leakage induetance. An $R-C$ snubber circuit, similar to that used for the diode in Fig. 20.3, can be used to protect the MOSFET from damage caused by excessive applied voltage. Another common snubber circuit is illustrated in Fig. 20.6. When the MOSFET turns off, the current flowing in the transformer leakage inductance $L_{t}$ begins to flow into the MOSFET capacitance $C_{d t}$. These parasitic elements then ring, and the peak transistor voltage can significantly exceed the ideal value of $\left(D / D^{\prime}\right) V_{g}$.

One simple way to design the snubher circuit of Fig. 20.6 is to choose the capacitance $C_{s}$ to be large, so that $v_{s}(t) \approx V_{s}$ contains negligible switching ripple. The resistance $R_{s}$ is then chosen so that the power consumption of $R_{s}$ at the desired voltage $V_{s}$ is equal to the switching loss caused by $L_{i}$ :

$$
\begin{equation*}
\frac{V_{s}^{2}}{R_{s}} \approx \frac{1}{2}\left[i^{2} j_{s}\right. \tag{20.3}
\end{equation*}
$$

The current $i$ is equal to the curient flowing in the transformer primary just before the MOSFET is turned off. This approximate expression is useful for obtaining a first estimate of how to choose $R_{s}$ to obtain a given desired $V_{s}$.

Zero-current switching does not affect the switching loss that arises from the MOSFET output capacitance, and it may or may not influence the loss indaced by diode reverse recovery. In consequence, zero-current switching is of little or no help in improving the efficiency of converters that employ MOSFETs.

Zero-voltage switching can prevent both diode reverse recovery and semiconductor output capacitances from inducing switching loss in MOSFETs. An example is illustrated in Fig. 20.7. This circuit is again a zero-voltage switching quasi-squarewave example, discussed in Section 20.3.3. The converter citcuit naturally discharges the energy stored in $C_{d s}$, before the MOSFET is switched on. When the drain-to-source voltage $v(t)$ passes through zero, the MOSFET body diode becomes forward-biased. The MOSFET can then be turned on at zero voitage, without incuring turn-on switching loss. The MOSFET tum-on transition must be completed before the tank inductor current $i_{n}(t)$ becomes positive. The MOSFET tum-off transition is also lossless, and is similar to the hard-switched case discussed above.

Zero-voltage switching of a MOSFET also causes its body diode to operate with zero-voltage switching. This can eliminate the switching loss associated with reverse recovery of the slow body diode, and improve the reliability of circuits that forward-bias this diode.


Fig. 20.7 Zero-voltage switching of a MOSFET, ZVS quasi-squarewave buck converter example. The MOSFET, its body diode, and its output capacitance $C_{d s}$ are illustrated, (a) converter schematic, (b) MOSFET voltage and current waveforms.

Zero-voltage switching can also eliminate the overvoltage problems associated with transformer leakage inductances, removing the need for voltage-clamped snubber circuits such as in Fig. 20.6. An example is discussed in Section 20.4.2.

### 20.1.3 IGBT Switching

Like the MOSFET, the IGBT typically encounters substantial switching loss during its turn-on transition, induced by the reverse-recovery process of diodes within the converter. In addition, the IGBT exhibits significant switching loss during its turn-off transition, caused by the current tailing phenomenon (see Chapter 4).

Zero-voltage switching has been successfully applied to IGBT circuits-an example is the auxiliary resonant commutation circuit discussed in Section 20.4.3. This has the principal advantage of eliminating the switching loss caused by diode reverse recovery. Allhough zero-voltage switching can reduce the loss incurred during the tum-off transition, it is difficult to eliminate the substantial loss caused by current tailing.

### 20.2 THE ZERO-CURRENT SWITCHING QUASI-RESONANT SWITCH CELL

Figure 20.8(a) illustrates a generic buck converter, consisting of a switch cell cascaded by an $L-C$ lowpass filter. When the switch cell is realized as in Fig. 20.8(b), then a conventional PWM buck conventer is obtained. Figures $20.8(\mathrm{~b})$ and (c) illustrate two other possible realizations of the switch cell: the halfwave and full-wave zero-current-switching quasi-resonant switches [1, 2]. In these switch cells, a resonant tank capacitor $C_{r}$ is placed in parallel with diode $D_{2}$, while resonant tank capacitor $L_{r}$ is placed in series with the active transistor element.

Both resonant switch cells require a two-quadrant SPST switch. In the half-wave switch cell of Fig. 20.8(c), diode $D_{1}$ is added in series with transistor $Q_{1}$. This causes the $Q_{1}-D_{1}$ SPST switch to turn off at the first zero crossing of the tank inductor current $i_{1}(t)$. In the full-wave switch cell of Fig. 20.8(d), antiparallel diode $D_{1}$ allows bidirectional flow of the tank inductor current $i_{1}(f)$. With this switch network, the $Q_{-}-D_{1}$ SPST switch is normally turned off at the second zero-crossing of the $i_{1}(t)$ waveform. In either switch cell, the $L_{r}$ and $C_{r}$ elements are relatively small in value, such that their resonant frequency $f_{0}$ is greater than the switching frequency $f_{s}$, where

$$
\begin{equation*}
f_{0}=\frac{1}{2 \pi \sqrt{L_{r} C_{r}}}=\frac{\omega_{0}}{2 \pi} \tag{20.4}
\end{equation*}
$$

In the analysis which follows, it is assumed that the converter filter element values $L$ and $C$ have negligible switching ripple. Hence, the switch cell terminal waveforms $v_{1}(t)$ and $i_{2}(t)$ are well-approximated by their average values:

$$
\begin{align*}
& i_{2}(t)=\left\langle i_{2}(t)\right\rangle_{T_{s}}  \tag{20.5}\\
& v_{1}(t) \approx\left\langle v_{1}(t)\right\rangle_{T_{s}}
\end{align*}
$$

with the average defined as in Eq. (7.3). In steady-state, we can further approximate $v_{1}(t)$ and $i_{2}(t)$ by their de components $V_{1}$ and $I_{2}$ :
(a)

(b)

(c)

(d)


Fig. 20.8 Implementation of the switch cell in a buck converter: (a) buck converter, with arbitrary switch celt: (b) PWM switch cell; (c) half-wave ZCS quasi-resonant switch cell; (d) full-wave ZCS quasi-resonant switch cell.


Fig. 20.9 The half-wave $Z C S$ quasi-resonant switch cell, driven by the terminal quantities $\left\langle v_{1}(f)_{T_{4}}\right.$ and $\left\langle i_{2}(f)\right\rangle_{T_{s}}$.

$$
\begin{align*}
& i_{2}(t)=I_{2}  \tag{20.6}\\
& v_{1}(t)=V_{1}
\end{align*}
$$

Thus, the small-ripple approximation is employed for the converter filter elements, as usual.
To understand the operation of the half-wave ZCS quasi-resonant switch cell, we can solve the simplified circuit illustrated in Fig. 20.9. In accordance with the averaged switch modeling approach of Sections 7.4 and 11.1 , it is desired to determine the average terminal waveforms $\left\langle v_{2}(t)\right\rangle_{T_{s}}$ and $\left\langle i_{1}(t)\right\rangle_{T_{s}}$, as functions of the applied quantities $\left\langle v_{1}(t)\right\rangle_{T_{s}}$ and $\left\langle i_{2}(t)\right\rangle_{T_{k}}$. The switch conversion ratio $\mu$ is then given by

$$
\begin{equation*}
\mu=\frac{\left\langle v_{2}(t)\right\rangle_{T_{2}}}{\left\langle v_{t r}(t)\right\rangle_{T_{3}}}=\frac{\left(i_{1}(t)\right\rangle_{r_{s}}}{\left\langle i_{2 r}(t)\right\rangle_{T_{s}}} \tag{20.7}
\end{equation*}
$$

In steady state, we can write

$$
\begin{equation*}
\mu=\frac{V_{2}}{V_{1}}=\frac{l_{1}}{l_{2}} \tag{20.8}
\end{equation*}
$$

The steady-state analysis of this section employs Eq. (20.8) to determine $\mu$.

### 20.2.1 Waveforms of the Half-Wave ZCS Quasi-Resontant Switeh Cell

Typical waveforms of the half-wave cell of Fig. 20.9 are illustrated in Fig. 20.10. Each switching period consists of four subintervals as shownt, having angular lengths $\alpha, \beta, \delta$, and $\xi$. The switching period begins when the controller turns on transistor $Q_{1}$. The initial values of the tank inductor current $i_{1}(t)$ and tank capacitor voltage $v_{2}(t)$ are zero. During subinterval $I$, all three semiconductor devices conduct. Diode $D_{2}$ is forward-biased because $i_{1}(t)$ is less than $I_{2}$. In consequence, during subinterval 1 the switch cell reduces to the circuit of Fig. 20.11.

The slope of the inductor cunent is given by

$$
\begin{equation*}
\frac{d i_{1}(t)}{d t}=\frac{V_{1}}{L_{r}} \tag{20.9}
\end{equation*}
$$

Fig, 20.10 Tank inductor current and capacitor voltage wavelorms, for the half-wave ZCS quasi-resonant switch of Fig, 20.9 .

with the initial condition $i_{1}(0)=0$. The solution is

$$
\begin{equation*}
i_{1}(c)=\frac{V_{1}}{L_{\mu}} I=\omega_{0} \frac{V_{1}}{R_{0}} \tag{20.10}
\end{equation*}
$$

where the tank characieristic impedance $R_{0}$ is defined as

$$
\begin{equation*}
R_{0}=\sqrt{\frac{L_{r}}{C_{r}}} \tag{20.51}
\end{equation*}
$$

It is convenient to express the waveforms in terms of the angle $\theta=\omega_{0} t$, instead of time $t$. At the end of subinterval $1, \omega_{1} t=\alpha$. The subinterval ends when diode $D_{2}$ becomes reverse-biased. Since the diode $D_{2}$ current is equal to $I_{2}-i_{1}(t)$, this occurs when $i_{1}(t)=I_{2}$. Hence, we can write

$$
\begin{equation*}
i_{1}(\alpha)=\left\{\frac{V_{1}}{R_{0}}=I_{2}\right. \tag{20.12}
\end{equation*}
$$

Solution for $\alpha$ yields

$$
\begin{equation*}
\alpha=\frac{l_{2} R_{0}}{V_{1}} \tag{20.13}
\end{equation*}
$$

Fig. 20.11 Circuit of the switch network during subinterval 1 .


Fig. 20.12 Circuit of the switch network during subinterval 2.


During subinterval 2 , transistor $Q_{1}$ and diode $D_{1}$ conduct, while diode $D_{2}$ is reverse-biased. The switch network then becomes the circuit illustrated in Fig. 20.12. The resonant $L_{r}-C_{r}$, tank network is excited by the constant sources $V_{\mathrm{J}}$ and $I_{2}$. The network equations are

$$
\begin{align*}
& L_{r} \frac{d i_{1}\left(\omega_{0}\right)}{d t}=V_{1}-v_{2}\left(\omega_{0} t\right)  \tag{20.14}\\
& C_{r} \frac{d \nu_{2}\left(\omega_{0} t\right)}{d t}=i_{1}\left(\omega_{0} r\right)-I_{2}
\end{align*}
$$

with the initial conditions

$$
\begin{align*}
& v_{2}(\alpha)=0  \tag{20.15}\\
& i_{1}(\alpha)=I_{2}
\end{align*}
$$

The solution is

$$
\begin{align*}
& i_{1}\left(\omega_{0} t\right)=I_{2}+\frac{V_{1}}{R_{0}} \sin \left(\omega_{0} t-\alpha\right)  \tag{20.16}\\
& \nu_{2}\left(\omega_{01} t\right)=V_{1}\left(1-\cos \left(\omega_{0} t-\alpha\right)\right)
\end{align*}
$$

The rank inductor current rises to a peak value given by

$$
\begin{equation*}
I_{1 p k}=I_{2}+\frac{V_{1}}{R_{0}} \tag{20.17}
\end{equation*}
$$

The subinterval ends at the first zero crossing of $i_{1}(t)$. If we denote the angular length of the subinterval as $\beta$, then we can write

$$
\begin{equation*}
i_{1}(\alpha+\beta)=I_{2}+\frac{V_{1}}{R_{0}} \sin (\beta)=0 \tag{20.18}
\end{equation*}
$$

Solution for sin ( $\beta$ ) yields

$$
\begin{equation*}
\sin (\beta)=-\frac{I_{2} R_{0}}{V_{1}} \tag{20.19}
\end{equation*}
$$

Care must be employed when solving Eq. (20.19) for the angle $\beta$. It can he observed from Fig. 20.10 that the angle $\beta$ is greater than $\pi$. The conect branch of the arcsine function must be selected, as follows:

$$
\begin{equation*}
\beta=\pi+\sin ^{-1}\left(\frac{I_{2} R_{0}}{V_{1}}\right) \tag{20.20}
\end{equation*}
$$

Fig. 20.13 Circuit of the switch network during subinterval 3.

where

$$
-\frac{\pi}{2}<\sin ^{-1}(x) \leq \frac{\pi}{2}
$$

Note that the inequality

$$
\begin{equation*}
I_{2}<\frac{V_{1}}{R_{0}} \tag{20.21}
\end{equation*}
$$

must be satisfied; otherwise, there is no solution to Eq. (20.19). At excessive load currents, where Eq. (20.21) is not satisfied, the tank inductor curent never reaches zero, and the transistor does not switch off at zero current.

The tank capacitor voltage at the end of subinterval 2 is found by evaluation of Eq. (20.16) at $\omega_{0} t=(\alpha+\beta)$. The cos ( $\beta$ ) term can be expressed as

$$
\begin{equation*}
\cos (\beta)=-\sqrt{1-\sin ^{2}(\beta)}=-\sqrt{1-\left(\frac{l_{2} R_{0}}{V_{1}}\right)^{2}} \tag{20.22}
\end{equation*}
$$

Substitution of Eq. (20.22) into Eq. (20.16) leads to

$$
\begin{equation*}
v_{2}(\alpha+\beta)=V_{c 1}=V_{1}\left(1+\sqrt{1-\left(\frac{I_{2} R_{0}}{V_{1}}\right)^{2}}\right) \tag{20.23}
\end{equation*}
$$

At the end of subinterval 2, diode $D_{1}$ becomes reverse-biased. "ransistor $Q_{1}$ can then be switched off at zero current.

During subinterval 3 , all semiconductor devices are off, and the switch cell reduces to the circuit of Fig. 20.13. The tank capacitor $C_{r}$ is discharged by the filter inductor current $I_{2}$. Hence, the tank capacitor voltage $v_{2}$ decreases linearly to zero. The circuit equations are

$$
\begin{align*}
& C_{r} \frac{d v_{2}\left(\omega \omega_{c} t\right)}{d t}=-I_{2}  \tag{20.24}\\
& v_{2}(\alpha+\beta)=V_{c 1}
\end{align*}
$$

The solution is

$$
\begin{equation*}
v_{2}\left(\omega_{0} t\right)=V_{\mathrm{c} 1}-l_{2} R_{0}\left(\omega_{0} t-\alpha-\beta\right) \tag{20.25}
\end{equation*}
$$

Subinterval 3 ends when the tank capacitor voltage reaches 7ero. Diode $D_{2}$ then becones forward-biased. Hence, we can write

$$
\begin{equation*}
v_{2}(\alpha+\beta+b)=V_{c 1}-I_{2} R_{1} \delta=0 \tag{20.26}
\end{equation*}
$$

where $\delta$ is the angular length of subinterval 3 . Solution for $\delta$ yields

$$
\begin{equation*}
\delta=\frac{V_{41}}{I_{2} R_{0}}=\frac{V_{1}}{I_{2} R_{0}}\left(1-\sqrt{1-\left(\frac{I_{2} R_{0}}{V_{1}}\right)^{2}}\right) \tag{20.27}
\end{equation*}
$$

Subinterval 4 , of angular length $\xi$, is identical to the diode conduction subinterval of the conveational PWM switch network. Diode $D_{2}$ conducts the filter inductor current $I_{2}$, and the tank capacitor voltage $\nu_{2}$ is equal to zero. Transistor $Q_{1}$ is off, and the input current $i_{1}$ is equal to zero.

The angular length of the switching period is

$$
\begin{equation*}
\omega_{0} T_{s}=\alpha+\beta+\delta+\xi=\frac{2 \pi f_{0}}{f_{s}}=\frac{2 \pi}{F} \tag{20.28}
\end{equation*}
$$

where

$$
\begin{equation*}
F=\frac{f_{5}}{f_{0}} \tag{20.29}
\end{equation*}
$$

Quasi-resonant switch networks are usually controlled by variation of the switching frequency $f_{s}$ or, in normalized terms, by variation of $F$. Note that the interval lenghs $\alpha, \beta$, and $\delta$ are determined by the response of the tank network. Hence, control of the switching frequency is cquivalent to control of the fourth subinterval length $\xi$. The subinterval length $\xi$ must be positive, and hence, the minimum switching period is limited as follows:

$$
\begin{equation*}
\omega_{\mathrm{f}} T_{s} \geq \alpha+\beta+\delta \tag{20.30}
\end{equation*}
$$

Substitution of Eqs. (20.13), (20.20), and (20.27) inco Eq (20.30) yields

$$
\begin{equation*}
\frac{2 \pi}{F} \geq \frac{I_{2} R_{0}}{V_{\mathrm{i}}}+\pi+\sin ^{-1}\left(\frac{I_{2} R_{4}}{V_{1}}\right)+\frac{V_{1}}{I_{2} R_{0}}\left(1-\sqrt{1-\left(\frac{I_{2} R_{0}}{V_{1}}\right)^{2}}\right) \tag{20.31}
\end{equation*}
$$

This expression limits the maximum switching frequency, or maximum $F$, of the half-wave ZCS quasiresonant switch cell.

### 20.2.2 The Average Terminal Waveforms

It is now desired to solve for the power processing function performed by the switch network. The switch conversion ratio $\mu$ is a gencralization of the duty cycle $d$. It expresses how a resonant switch network controls the average voltages and currents of a converter. In our buck converter example, we can define $\mu$ as the ratio of $\left\langle v_{2}(t)\right\rangle_{T_{3}}$ to $\left\langle v_{1}(t)\right\rangle_{T_{G}}$, or equivalently, the ratio of $\left\langle i_{1}(t)\right\rangle_{T_{5}}$ to $\left\langle i_{2}(t)\right\rangle_{T_{s}}$. In a hard-switched PWM network, this ratio is equal to the duty cycle $d$. Hence, analytical results derived for hard-switched PWM converters can be adapted to quasi-resonant converters, simply by replacing $d$ with $\mu$. In this section, we derive an expression for $\mu$, by averaging the terminal waveforms of the switch network.

The switch input current waveform $i_{1}(t)$ of Fig. 20.10 is reproduced in Fig. 20.14. The average switch input current is given by

Fig. 20.14 lnput current waveform $i_{1}(t)$, and the areas $q_{1}$ and $q_{2}$ during subintervals 1 and 2 respeclively.


$$
\begin{equation*}
\left(i_{1}(t)\right\}_{T_{s}}=\frac{1}{T_{s}} \int_{1}^{1+T_{s}} i_{1}(t) d t=\frac{q_{1}+q_{2}}{T_{3}} \tag{20.32}
\end{equation*}
$$

The charge quantities $q_{1}$ and $q_{2}$ are the areas under the $i_{1}(0)$ waveform during the first and second subintervals, respectively. The charge $q_{1}$ is given by the triangle area formula

$$
\begin{equation*}
q_{1}=\int_{0}^{\frac{a}{0}} i_{1}(t) d t=\frac{1}{2}\left(\frac{\alpha}{\omega_{0}}\right)\left(l_{2}\right) \tag{20.33}
\end{equation*}
$$

The time $\alpha / \omega_{0}$ is the length of subinterval 1 . The charge $q_{2}$ is

$$
\begin{equation*}
q_{2}=\int_{\frac{a t}{\omega_{0}}}^{\frac{\frac{a+\sharp}{\omega_{0}}}{\omega_{0}}} i_{1}(t) d t \tag{20.34}
\end{equation*}
$$

According to Fig. 20.12, during subinterval 2 the current $i_{1}(t)$ can be related to the tank capacitor current $i_{C}(t)$ and the switch outpul current $I_{2}$ by the node equation

$$
\begin{equation*}
i_{1}(t)=i_{c}(t)+I_{2} \tag{20.35}
\end{equation*}
$$

Substitution of Eq. (20.35) into Eq. (20.34) leads to

Both integrals in Eq. (20.36) can easily be evaluated, as follows. Since the second term involves the integral of the constant current $I_{2}$, this term is

$$
\begin{equation*}
\int_{\frac{\alpha}{\omega_{0}}}^{\frac{\alpha+\beta}{\omega_{0}}} I_{2} d t=I_{2} \frac{\beta}{\omega_{0}} \tag{20.37}
\end{equation*}
$$

The first term in Eq . (20.36) involves the integral of the capacitor current over subinterval 2. Hence, this term is equal to the change in capacitor charge over the second subinterval:

$$
\begin{equation*}
\int_{\frac{\alpha}{\omega_{0}}}^{\frac{\sigma_{0} \oplus \beta}{\omega_{0}}} i_{d}(t) d t=C\left(v_{2}\left(\frac{\alpha+\beta}{\omega_{0}}\right)-v_{2}\left(\frac{\sigma}{\omega_{0}}\right)\right) \tag{20.38}
\end{equation*}
$$

(recall that $\Delta_{\mathcal{T}}=C \Delta v$ in a capacitor). During the second subinterval, the tank capacitor voltage is initially zero, and has a final value of $V_{c 1}$. Hence, Eq. (20,38) reduces to

$$
\begin{equation*}
\int_{\frac{\alpha}{\omega_{0}}}^{\frac{\alpha+\beta}{\omega_{0}}} i_{C}(t) d t=C\left(V_{c 1}-0\right)=C V_{c 1} \tag{20.39}
\end{equation*}
$$

Substitution of Eqs. (20.37) and (20.39) into Eq. (20.36) leads to the following expression for $q_{2}$ :

$$
\begin{equation*}
q_{2}=C V_{\mathrm{cl}}+I_{2} \frac{\beta}{\hat{\omega}_{b}} \tag{20.40}
\end{equation*}
$$

Equations (20.33) and (20.40) can now be inserted into Eq. (20.32), to obtain the following expression For the switch inpur curtent:

$$
\begin{equation*}
\left\langle i_{1}(t)\right\rangle_{T_{s}}=\frac{\alpha I_{2}}{2 \omega_{0} T_{3}}+\frac{C V_{s 1}}{T_{s}}+\frac{\beta I_{t}}{\omega_{i n} T_{s}} \tag{20.41}
\end{equation*}
$$

Substitution of Eq. (20.41) into (20.8) leads to the following expression for the switch conversion ratio:

$$
\begin{equation*}
\mu=\frac{\left\langle i_{1}(c)_{T_{s}}\right.}{I_{2}}=\frac{\alpha}{2 \omega_{0} T_{s}}+\frac{C V_{s 1}}{I_{2} T_{s}}+\frac{\beta}{\omega_{0} T_{s}} \tag{20.42}
\end{equation*}
$$

Finally, the quantities $\alpha_{t} \beta$, and $V_{c 1}$ can be eliminated, using Eqs. (20.13), (20.20), (20.23). The result is

$$
\begin{equation*}
\mu=F \frac{1}{2 \pi}\left[\frac{1}{2} J_{s}+\pi+\sin ^{-1}\left(J_{s}\right)+\frac{1}{J_{s}}\left(1+\sqrt{1-J_{s}^{2}}\right)\right] \tag{20.43}
\end{equation*}
$$

where

$$
\begin{equation*}
J_{s}=\frac{I_{2} R_{0}}{V_{1}} \tag{20.44}
\end{equation*}
$$

Equation (20.43) is of the form

$$
\begin{equation*}
\mu=F P_{2}\left(J_{s}\right) \tag{20.45}
\end{equation*}
$$

where

$$
\begin{equation*}
P_{\frac{1}{2}}\left(J_{s}\right)=\frac{1}{2 \pi}\left[\frac{1}{2} J_{s}+\pi+\sin ^{-1}\left(J_{s}\right)+\frac{1}{J_{s}}\left(1+\sqrt{1-J_{s}^{2}}\right)\right] \tag{20.46}
\end{equation*}
$$

Thus, the switch conversion ratio $\mu$ is directly controllable by variation of the switching frequency, through $F$. The switch conversion ratio is also a function of the applied teminal voltage $V_{1}$ and current $I_{2}$, via $J_{s}$. The function $P_{\frac{1}{2}}\left(J_{s}\right)$ is sketched in Fig. 20.15. The switch converston ratio $\mu$ is sketched in Fig. 20.16, for various values of $F$ and $J_{s}$. These characteristics are similar in shape to the function $P\left(J_{s}\right)$, and are simply scaled by the factor $F$. It can be seen that the conversion ratio $\mu$ is a strong function

Fig. 20.15 The function $P_{2}\left(J_{s}\right)$.


Fig. 20.16 Characteristics of the halfwave ZCS quasi-resonant switch.

of the current $I_{2}$, wia $J_{s}$. The characteristics end at $J_{s}=1$; according to Eq. (20.31), the zero current switching property is lost when $J_{n}>1$. The characteristics also end at the maximum switching frequency limit given by Eq. (20.31). This expression can be simplified by usc of Eq. (20.43), to express the limit in terms of $\mu$ as follows:

$$
\begin{equation*}
\mu \leq 1-\frac{J_{s} F}{4 \pi} \tag{20.47}
\end{equation*}
$$

The switch conversion ratio $\mu$ is thus limiled to a value slightly less than 1 .
The averaged waveforms of converters containing half-wave ZCS quasi-resonant switches can now be determined. The results of the analysis of PWM converters operating in the continuous conduction mode can be directly adapted to the related quasi-resonant converters, simply by replacing the duty cycle $d$ with the switch conversion ratio $\mu$. For the buck converter example, the conversion ratio is

$$
\begin{equation*}
M=\frac{V}{V_{s}}=\mu \tag{20.48}
\end{equation*}
$$

This result could also be derived by use of the principle of inductor volt-second balance. The average voltage across the filter inductor is $\left(\mu V_{g}-V\right)$. Upon equating this voltage to zero, we obtain Eq. (20.48).

In the buck converter, $I_{2}$ is equal to the load current $I$, while $V_{1}$ is equal to the converfer input voltage $V_{g}$. Hence, the quantity $J_{s}$ is

$$
\begin{equation*}
J_{5}=\frac{I R_{0}}{V_{s}} \tag{20.49}
\end{equation*}
$$

Zero current switching occurs for

$$
\begin{equation*}
I \leq \frac{V_{g}}{R_{0}} \tag{20.50}
\end{equation*}
$$

The oulput voltage can vary over the range

$$
\begin{equation*}
0 \leq V \leq V_{s}-\frac{F I R_{0}}{4 \pi} \tag{20.51}
\end{equation*}
$$

which nearly coincides with the PWM output voltage range $0 \leq V \leq V_{g}$.
A boost converter employing a half-wave ZCS quasi-resonant switch is illustrated in Fig. 20.17. The conversion ratio of the boost converter is given by

$$
\begin{equation*}
M=\frac{V}{V_{s}}=\frac{1}{1-\mu} \tag{20.52}
\end{equation*}
$$

Fig. 20.17 Bonst converter containing a half-wave ZCS quasi-resonant switch.


The half-wave switch conversion ratio $\mu$ is again given by Eqs. (20.44) to (20.46). For the boost converter, the applied switch voltage $V_{1}$ is equal to the output voltage $V$, while the applied switch curtent $I_{2}$ is equal to the filter inductor current, or $I_{g}$. Hence, the quantity $J_{j}$ is

$$
\begin{equation*}
J_{s}=\frac{I_{2} R_{0}}{V_{1}}=\frac{I_{g} R_{0}}{V} \tag{20.53}
\end{equation*}
$$

Also, the input curfent $I_{g}$ of the boost converter is related to the load current $I$ according to

$$
\begin{equation*}
I_{g}=\frac{I}{I-\mu} \tag{20.54}
\end{equation*}
$$

Equations (20.52) to (20.54), in conjunction with Eqs. (20.44) to (20.46), describe the averaged waveforms of the half-wave quasi-resonan ZCS boosl converter.

### 20.2.3 The Full-Wave ZCS Quasi-Resonant Switch Cell

The full-wave ZCS quasi-resonant switch cell is illustrated in Fig. 208(d). It differs from the half-wave cell in that elements $D_{1}$ and $Q_{1}$ are connected in antiparallel, to form a current-bidirectional two-quadrant switch. Typical tank inductor cument and tank capacitor voltage waveforms are illustrated in Fig. 20.18. These waveforms are similar to those of the half-wave case, except that the $Q_{i} / D_{1}$ switch interrupts the tank inductor current $i_{1}(b)$ at its second zero-crossing. While $i_{1}(b)$ is negative, diode $D_{1}$ conducts, and transistor $Q_{1}$ can be turned off at zero current.

The analysis is nearly the same as for the half-wave case, with the exception of subinteryal 2 . The subinterval 2 angulat lengh $\beta$ and final woltage $V_{c i}$ can be shown to be

$$
\beta= \begin{cases}\pi+\sin ^{-1}\left(\mu_{s}\right) & \text { (half wave) }  \tag{20.55}\\ 2 \pi-\sin ^{-1}\left(J_{s}\right) & \text { (full wave) }\end{cases}
$$

Fig. 20.18 Tank inductor current and capacitor woltage waveforms, for the full-wave ZCS quasiresonant switch celt of Fig. 20.3 (d).


Fig. 20.19 Characteristics of the full-wave ZCS quasi-resonant switch.


$$
V_{c 1}= \begin{cases}V_{1}\left(1+\sqrt{1-J_{s}^{2}}\right) & \text { (hall wave) }  \tag{20.56}\\ V_{1}\left(1-\sqrt{1-J_{s}^{\frac{2}{2}}}\right) & \text { (full wave) }\end{cases}
$$

In either case, the switch convcrsion ratio $\mu$ is given by Eq . (20.42). For the full-wave switch, one obtains

$$
\begin{equation*}
\mu=F P_{t}\left(J_{s}\right) \tag{20.57}
\end{equation*}
$$

where $P_{1}\left(J_{s}\right)$ is given by

$$
\begin{equation*}
\left.P_{1}\left(J_{s}\right)=\frac{1}{2 \pi} \left\lvert\, \frac{1}{2} J_{s}+2 \pi-\sin ^{\mathbf{1}}\left(J_{s}\right)+\frac{1}{J_{s}}\left(1-\sqrt{1-J_{s}^{2}}\right)\right.\right] \tag{20.58}
\end{equation*}
$$

In the full-wave case, $P_{1}\left(J_{s}\right)$ is cssentially independent of $J_{s}$ :

$$
\begin{equation*}
P_{( }\left(J_{s}\right)=\mathrm{t} \tag{20.59}
\end{equation*}
$$

The worst-case deviation of $P_{1}\left(J_{s}\right)$ from 1 occurs as $J_{s}$ tends to 1 , where $P_{1}\left(J_{s}\right)$ tends to 0.96 . So $P_{1}\left(J_{s}\right)$ lies within $4 \%$ of unity for $0<J_{s}<1$. Hence, for the full-wave case, it is a good approximation to express the switch conversion ratio as

$$
\begin{equation*}
\mu \approx F=\frac{f_{5}}{f_{0}} \tag{20.60}
\end{equation*}
$$

The full-wave quasi-resonant switch therefore exhibits voltage-source output characteristics, controllable
by $F$. Equations describing the average waveforms of CCM PWM converters can be adapted to apply to full-wave ZCS quasi-resonant converters, simply by replacing the duty cycle $d$ with the nonnalized $s$ witching frequency $F$. The conversion ratios of full-wave quasi-resonant converters exhibit negligible dependence on the load cument.

The variation of the switch conversion ratio $\mu$ with $F$ and $J_{s}$ is plotted in Fig. 20.19. For a typical voltage regulator application, the range of switching frequency variations is much smaller in the fullwave mode than in the half-wave mode, because $\mu$ docs not depend on the load current. Variations in the load cunent do not induce the controller to significantly change the switching frequency.

### 20.3 RESONANT SWITCH TOPOLOGIES

So far, we have considered the zero-current-switching quasi-resonant switch cell, illustrated in Fig. 20.20. The ideal SPST switch is realized using a voltage-bidirectional or current-bidirectional twoquadrant switch, to obtain hall-wave or full-wave ZCS quasi-resonant switch networks, respectively.

The resonant elements $L_{r}$ and $C_{r}$ can be moved to several different positions in the converter, without altering the basic switch properties. For example, Fig. 20.21 illustrates connection of the resonant tank capacitor $C_{r}$ between the cathode of diode $D_{2}$, and the converter output or input terminals. Although this may change the de component of the tank capacitor voltage, the ac components of the tank capacitor voltage wavcform are unchanged. Also, the terminal voltage waveform $v_{2}(t)$ is unchanged. The voltages $v_{g}(t)$ and $v(t)$ contain regligible high-frequency ac components, and hence the converter input and output terminal potentials can be considered to be at high-frequency ac ground.

A test to determine the topology of a resonant switch network is to replace all low-frequency filter inductors with open circuits, and to replace all de sources and low-frequency filter capacitors with short circuits [13]. The elements of the resonant switch ceil remain. In the case of the zero-currentswitching quasi-resonant switch, the network of Fig. 20.22 is always obtained.
lt can be seen from Fig. 20.22 that diode $D_{2}$ switches on and off at the zero crossings of the tank capacitor woltage $v_{2}(t)$, while the switch elements $Q_{1}$ and $D_{1}$ switch at the zero crossings of the tank inductor current $i_{1}(t)$. Zero voltage switching of diode $D_{2}$ is highly advantageous, because it essentially eliminates the switching loss caused by the recovered charge and output capacitance of diode $D_{2}$. Zero current switching of $Q_{1}$ and $D_{1}$ can be used to advantage when $Q_{1}$ is realized by an SCR or IGBT. However, in high-frequency converters employing MOSFETs, zero current switching of $Q_{1}$ and $D_{1}$ is generally a poor choice. Significant switching boss due to the output capacitances of $Q_{1}$ and $D_{1}$ may be observed. In addition, in the full-wave case, the recovered charge of diode $D_{1}$ leads io significant ringing


Fig. 20.20 Basic ZCS quasi-resonant switch cell.


Fig. 20.21 Connection of the tank capacitor of the ZCS quasi-resonant cell to other points at ac ground: (a) connection to the de output, (b) connection to the de tnput. In each case, the ac components of the waveforms are unchanged.

Fig. 20.22 Elimination of converter low-frequency elements causes the ZCS quasi-resonant switch cell to reduce to this network

and switching loss at the end of subinterval 2 [3].
The ZCS quasi-resonant switch exhibits increased conduction loss, relative to an equivalent PWM switch, because the peak transistor current ts increased. The peak transistor current is given by Eq. (20.17); since $J_{s} \leq 1$, the peak current is $I_{1 p k} \geq 2 I_{2}$. In addilion, the full-wave ZCS switch exhibits poor efficiency at light load, owing to the conduction loss caused by circulating tank currents. The half-wave ZCS switch exhibits additional conduction loss due to the added forward voltage drop of diode $D_{1}$. The peak transistor voltage is $V_{1}$, which is identical to the PWM case.

### 20.3.1 The Zero-Voltage-Switching Quasi-Resonant Switch

The resonant switch network illustrated in Fig. 20,23 is the dual of the network of Fig. 20.22. This network is known as the zero-voltage-switching quasi-resonant switch [4]. Since the tank capacitor $C_{r}$ appears in paralle! with the SPST switch, the elements $Q_{1}$ and $D_{1}$ used to realize the SPST switch tum on and off at zero voltage. The tank inductor $L_{r}$ is effectively in series with diode $D_{2}$, and hence diode $D_{2}$ switches at zero current. Converters containing ZVS quasi-resonant swithes can be realized in a number of ways. The only requirement is that, when the low-frequency filter inductors, filter capacitors, and sources are replaced by open- or short-circuits as described above, then the high-frequency switch network of Fig. 20.23 should remain.

For example, a zero-voltage-switching quasi-resonant buck converter is illustrated in Fig. 20.24(a). Typical tank capacitor voltage and tank inductor current wavetorms are given in Fig. 20.24(b). A current-bidirectional realization of the two-


Fig. 20.23 Elimination of converter low-frequency elements reduces the ZVS quasi-resonant switch cell to this network. quadrant SPSI switch is shown; this causes the ZVS quasi-resonant switch to operate in the half-wave mode. Use of a voltage-bidirectional two-quadrant SPST switch allows full-wave operation.

By analysis similar to that of Section 20.2, it can be shown that the switch conversion ratio $\mu$ of the half-wave ZVS quasi-resonant switch is

$$
\begin{equation*}
\mu=1-F P_{l}\left(\frac{1}{l_{s}}\right) \tag{20,61}
\end{equation*}
$$

The function $P_{\frac{1}{2}}\left(J_{n}\right)$ is again given by Eq . (20.46), and the quantity $J_{s}$ is defined in Eq . (20.44). For the full-wave ZVS quasi-rcsonant switch, one obtains

$$
\begin{equation*}
\mu=1-F P_{1}\left(\frac{1}{J_{s}}\right) \tag{20.62}
\end{equation*}
$$

where $P_{1}\left(J_{s}\right)$ is given by Eq. (20.58). The condition for zero voltage switching is

$$
\begin{equation*}
J_{s} \geq 1 \tag{20.63}
\end{equation*}
$$

Thus, the zero voltage switching property is lost at light load. The pcak transistor voltage is given by

$$
\begin{equation*}
\text { peak transistor voltage } V_{\text {craph }}=\left(1+J_{s}\right) V_{1} \tag{20.64}
\end{equation*}
$$

This equation predicts that load curtent variations can lead to large voltage stress on transistor $Q_{1}$. For example, if it is desired to obtain zero voltage switching over a $5: 1$ range of load curtent variations, then $J_{s}$ should vary between 1 and 5 . According to Eq. (20.64), the peak transistor voltage then varies between two times and six times the applied voltage $V_{1}$. The maximum transistor current is equal to the applied current $I_{2}$. Although the maximum transistor current in the ZVS quasi-resonant switch is identical to that


Fig. 20.24 A ZVS quasi-resonant buck converter: (a) circuit, (b) tank waveforms.
of the PWM switch, the peak transistor blocking voltage is substantially increased. This leads to increased conduction loss, because transistor on-resistance increases rapidly with rated blocking voltage.

### 20.3.2 The Zero-Voltage-Switching Multiresonant Switch

The resonant switch network of Fig. 20.25 contains tank capacitor $C_{d}$ in parallel with diode $D_{2}$, as in the ZCS switch network of Fig. 20.22. In addition, it contains tank capacitor $C_{s}$ in parallel with the SPST switch, as in the ZVS switch network of Fig. 20.23. In consequence, all semiconductor elements swith at zero voltage. This three-element resonant switch network is known as the zero-voltage-switching multiresonant switch (ZVS MRS). Since no semiconductor output capacitances or diode recovered changes lead to ringing or switching loss, the ZVS MRS exhibits very low switching loss. For the same reason, generation of electromagretic interference is reduced.

A half-wave ZVS MRS realization of the buck converter is illustrated in Fig. 20.26. In a typical design that must operate over a $5: l$ load range and with $0.4 \leq \mu \leq 0.6$, the designer might choose a maximum $F$ of 1.0 , a maximum $J$ of 1.4 , and $C_{d} / C_{s}=3$, where these quantities are defined as follows:


Fig. 20.25 Elimination of converter low-irequency elenents reduces the ZVS multiresonant switch cell to this network.

$$
\begin{gather*}
f_{0}=\frac{1}{2 \pi \sqrt{L C_{t}}} R_{0}=\sqrt{\frac{L}{C_{1}}}  \tag{20.65}\\
F=\frac{f_{5}}{f_{0}} \quad J=\frac{I_{2} R_{0}}{V_{1}}
\end{gather*}
$$

As usual, the conversion ratio is defined as $\mu=V_{2} / V_{1}$. The resulting peak transistor voltage for this typical design is approximately $2.8 V_{1}$, while the peak transistor current is $2 I_{2}$. Hence, conduction losses are higher than in an equivalent PWM switch. The tange of switch conversion ratios $\mu$ is a function of the capacitor ratio $C_{d} / C_{s}$; in a good design, values of $\mu$ ranging from nearly one to nearly zero can be obtained, with a wide range of do load cuments and while maintaining zero voltage switching.

Analysis and design chatts for the ZVS MRS are given in [5-8]. Results for the typical choice $C_{d}=3 C_{s}$ are plotted in Fig. 20.27. These plots illustrate how the switch conversion ratio $\mu$ varies as a function of load current and switching frequency. Figure 20.27(a) also illustrates the boundary of zerovoltage switching: ZVS is lost for operation outside the dashed lines. Decreasing the ratio of $C_{d}$ to $C_{5}$ reduces the area of the ZVS region.

Other resonant converters in which all semiconductor devices operate with zero voltage switching are known. Examples include some operating modes of the parallel and LCC resonant converters described in Chapter 19, as well as the class-E converters described in [10-12].


Fig. 20.26 Half-wave ZVS multiresonant buck converter.
(a)

(b)


Fig. 20.27 Conversion ratio $\mu$ for the multi-resonant $s$ witch with $C_{d}=3 C_{s}$ : (a) conversion ratio $\mu$ vs. normalized current $J$ (solid lines: conversion ratio; dashed lines: boundaries of zero-voltage switching), (b) conversion ratio $\mu \mathrm{vs}$. normalized switching frequency $F$.

### 20.3.3 Quasi-Square-Wave Resonant Switches

Another basic class of resonant switch networks is the quasi-square wave converters. Both zero-voltage switching and zero-current switching versions arc known; the resonant tank networks are illustrated in Fig. 20.28. In the network of Fig. 20.28(a), all semiconductor devices are effectively in series with the tank inductor, and hence operate with zero-curtent switching. In the network of Fig. 20.28(b), all semiconductor devices are effectively in parallel with the tank capacitor, and hence operate with zero-voltage switching.

Figure 20.29 illustrates implementation of a zero curtent switching quasi-square wave resonant switch, in a buck converter with input filter. Elements $L_{f}$ and $C_{f}$ are large in value, and constitute a single-section $L-C$ input filter. Elcments $L_{r}$ and $C_{r}$ form the series resonant tank; these elements are placed in series with input filter capacitor $C_{f}$. Since $C_{r}$ and $C_{f}$ are connected in series, they can be combined into a single small-value capacitor. In this zero-cur-rent-switching converter, the peak transistor current is identical to the peak transistor cument of an equivalent
(a)

(b)


Fig. 20.28 Elimination ol converter lowfrequency elements reduces the quasi-square-wave switch cells to these networks:
(a) ZCS quasi-square-wave network, (b) ZVS quasi-square-wave network. PWM converter. However, the peak transistor blocking voltage is increased. The ZCS QSW resonant switch exhibits a switch conversion ratio $\mu$ that is restricted to the range $0 \leq \mu \leq 0.5$. Analysis of this resonant switch is given in [13-14].

A buck converter, containing a zero-voltage-switching quasi-square wave (ZVS QSW) resonant switch, is illustrated in Fig. 20.30. Typical waveforms are given in Fig. 20.31. Since the tank inductor $L_{r}$ and the output filter inductor $L$ are connected in parallel, these two elements can be combined into a single inductor having a small value nearly equal to $L_{r}$. Analyses of the ZVS QSW resonant switch are given in [14,15,18]. A related full-bridge converter is described in [16]. The ZVS QSW resonant switch is notable because zero voltage switching is obtained in all semiconductor devices, yet the peak transistor voltage is identical to that of an equivalent PWM switch [13]. However, the peak transistor currents are incteased.

Characteristics of the tero-voltage-switching quasi-square wave resonant switch are ploted in Fig. 20.32. The switch conversion ratio $\mu=V_{2} / V_{1}$ is plotted as a function of normalized switching fre-


Fig. 20.29 Incorporation of a ZCS quasi-square-waye resonant switch into a buck converter containing an $\operatorname{C-C}$ inpur filter.


Fig. 20.30 Incorporation of a ZVS quasi-5quare-wave resonant switch into a buck converter.

Fig. 20.31 Waveforms of the ZVS quasi-squarewave resonant switch converter of Fig. 20.30.


Fig. 20.32 Characteristics of the ZVS quasi-square wave resonant switch network: switch conversion ratio $\mu$, as a function of $F$ and $J$. Dashed line: ZVS boundary.



Fig. 20.33 Quasi-square wave ZVS buck converter containing a synchronous rectifier.
quency $F$ and normalized output current $J$, where these quantities are defined as follows:

$$
\begin{gather*}
f_{0}=\frac{1}{2 \pi \sqrt{L_{r} C_{r}}} R_{0}=\sqrt{\frac{L_{r}}{C_{r}}}  \tag{20.66}\\
\quad F=\frac{f_{r}}{f_{0}} \quad J=\frac{I_{2} R_{0}}{V_{1}}
\end{gather*}
$$

In addition, the zero-voltage-switching boundary is ploted. It can be seen that the requirement for zerovoltage switching limits the switch conversion ratio $\mu$ to the range $0.5 \leq \mu \leq 1$. In consequence, the buck converter of Fig. 20.30 cannot produce output voltages less than $0.5 V_{g}$ without losing the ZVS property. A version which attains $0 \leq \mu \leq 1$, at the expense of increased transistor voltage stress, is described in [17]. In addition, the two-switch version of the ZVS-QSW switch can operate with ZVS for $\mu<0.5$.

A useful variant of the converter of Fig. 20.30 involves replacement of the diode with a synchronous rectifier, as itlustrated in Fig. 20.33 [8,9]. The second transistor introduces an additional degree of freedom in control of the converter, because this transistor can be alowed to conduct longer than the diode would otherwise conduct. This fact can be used to extend the region of zero-voltage switching to conversion ratios approaching zero, and also to operate the converter with constant switching frequency.

Typical tank element waveforms for the circuit of Fig. 20.33 are illustrated in Fig. 20.34. These waveforms resemble those of the single switch case, Fig. 20.31, except that the tank current is negative while transistor $Q_{2}$ conducts. The duty cycle $D$ is defined with respect to the tum-off transitions

Fig. 20.34 Waveforms for the two-switch QSW-ZVS converter of Fig. 20.33.



Fig. 20.35 Conversion ratio $\mu$ as a function of duty cycle $D$ and normalized load current $J$, for the two-switch QSW-ZVS switch illustrated in Fig. 20.33. Curves are plotted for constant-frequency control with $F=0.5$. The dashed line is the zero-voltage switching boundary.
of transistors $Q_{1}$ and $Q_{2}$, as illustrated.
Characteristics of the two-switch QSW-ZVS switch network are ploted in Fig. 20.35, for the case of constant switching frequency at $F=0.5$. The boundary of zero-voltage switehing is also illustrated. Operation at a lower value of $F$ causes the ZVS boundary to be extended to larger values of $J$, and to values of $\mu$ that more closely approach the extreme values $\mu=0$ and $\mu=1$.

To the commutation intervals can be neglected, one would expect that the switch conversion ratio $\mu$ is simply equal to the duty cycle $D$. It can be seen from Fig. 20.35 that this is indeed the case. The characteristics are approximately horizontal lines, nearly independent of load current $J$.

Zero-voltage switching quasi-square wave converters exhibit very low switching loss, because all semiconductor elements operate with zero-voltage switching. In the constant-frequency case containing a synchronous rectifier, the converter behavior is nearly the same as for the hard-switched PWM case, since $\mu \approx D$. The majer disadvantage is the increased conduction loss, caused by the reversal of the inductor current.

### 20.4 SOFT SWITCHING IN PWM CONVERTERS

The quasi-square wave approach of the previous section is notable because it attains zero-woltage switching without increasing the peak volage applied to the transistor. Several related soft-switching approaches have now become popular, which also attain zero-voltage switching without increasing the transistor peak voltage stress. In this section, popular zero-voltage switching versions of the full bridge, forward, and flyback converters, as well as the voltage-source inverter, ate briefly discussed.

### 20.4.1 The Zero-Voltage Transition Full-Bridge Converter

It is possible to obtain soft switching in other types of converters as well. An example is the zero-voltage transition ( $Z \mathrm{~V} T$ ) converter based on the full-bridge transformer-isolated buck converter, illustrated in Fig. $20.36[25-28]$. The transistor and diode output capactances are represented in the figure by capacitances $C_{\text {teg }}$. Commutating inductor $L_{c}$ is placed in series with the transformer; the net inductance $L_{c}$ includes both transformer leakage inductance and the inductance of an additional discrete element. This inductor causes the full-bridge switch network to drive an effective inductive load, and results in zerovoltage switching of the primary-side semiconductor devices. Although the waveforms are not sinusoidal, it can nonetheless be said that the switch network output current $i_{c}(t)$ lags the voltage $v_{s}(t)$, because the zero crossings of $i$ ( $t$ ) occur after the ZVS switching transitions are completed.

The output voltage is controlled via phase control. As illustrated in Fig. 20.37, both halves of the bridge switch network operate with a $50 \%$ duty cycle, and the phase difference between the halfbridge switch networks is controlled. The idealized wavcforms of Fig. 20.37 neglect the switching transitions, and the subinterval numbers correspond to those of the more detailed Fig. 20.38. The phase shift variabie $\phi$ lies in the range $0 \leq \phi \leq 1$, and assumes the role of the duty cycle $d$ in this converter. The quantity $\phi$ is defined as

$$
\begin{equation*}
\phi=\frac{\left(t_{1}-t_{0}\right)}{\left(\frac{T_{s}}{2}\right)} \tag{20.67}
\end{equation*}
$$

By volt-second balance on the secondary-side filter inductor, the conversion ratio $M(\phi)$ is expressed as

$$
\begin{equation*}
M(\phi)=\frac{V}{V_{g}}=n \psi \tag{20.68}
\end{equation*}
$$

This expression neglects the lengths of the switching transitions.
Although the circuit appears symmetrical, the phase-shift control scheme introduces an asymmetry that causes the two half-bridge switch networks to behave quite differently during the switching transitions. During subintervals 4 and 10 , energy is actively transmitted from the source $V_{p}$ through the switches and transfomer. These subintervals are initiated by the switching of the half-bridge network


Fig. 20.36 Zero-voltage transition converter, based on the full-bridge isolated buck converter.


Fig. 20.37 Phase-5hift control of the ZVT full-bridge converter. Switching transitions are neglected in this figure, and subinterval numberiug follows Fig. 20.38.
composed of the elements $Q_{1}, D_{1}, Q_{2}$, and $D_{2}$, called the "passive-to-active" (P-A) transition [27]. Subintervals 4 and 10 are terminated by the switching of the half-bridge network comprised by the elements $Q_{3}, D_{3}, Q_{4}$, and $D_{4}$, called the "active-to-passive" (A-P) transition.

The tum-on and turn-off switching processes of this converter are similar to the zero-voltageswitching turn-off process described in the previous section. Detailed primary-side waveforms are illustrated in Fig. 20.38. During subinterval $0, Q_{2}$ and $D_{4}$ conduct. If the transformer magnetizing current $i_{M}$ is negligible, then the commutating inductor current is given by $i_{c}\left(i_{0}\right)=-n I$, where $I$ is the load current. The passive-co-active transition is initiated when transistor $Q_{2}$ is tumed off. The negative $i_{c}$ then causes capacitors $C_{\text {teg1 }}$ and $C_{\operatorname{teg} 2}$ to charge, increasing $v_{2}(t)$. During subinterval 1, $L_{e}, C_{\text {teg }}$, and $C_{\text {leg } 2}$ form a resonant network that rings with approximately sinusoidal waveforms. If sufficient energy was initially stored in $L_{e}$, then $v_{2}(f)$ eventually reaches $V_{R}$, terminating subinterval 1 . Diode $D_{1}$ then champs $v_{2}(f)$ to $V_{H}$ during subinterval 2. Transistor $Q_{1}$ is turned on at zero voltage during subinterval 2 ; in practice, this is implemented by insertion of a small delay between the switching transitions of transistors $Q_{2}$ and $Q_{1}$.

If $L_{\mathrm{L}}$ does not initially store sufficient energy to charge the total capacitance $\left(C_{\text {tep } 1}+C_{\text {teq }}\right)$ from $v_{2}=0$ to $v_{2}=V_{g}$ during subinterval 1 , then $\nu_{2}(t)$ will never reach $V_{g}$. Switching loss will then occur when transistor $Q_{1}$ is tumed on. This situation typically occurs at light load, where $/$ is small. Sometimes, the design engineer may choose to simply accept this power loss; after all, other losses such as conduction loss are small at light load. An alternative is to modify the circuit to increase the energy stored in $L_{c}$ at


Fig. 20.38 Detailed diagram of primary-side wavefoms of the ZVT full-bridge converter, illustrating the zerovoltage switching mechanisms. An ideal transformer is assumed.
$t=t_{0}$ under light load conditions. One way to accomplish this is to increase the transformer magnetizing current $i_{M}\left(i_{0}\right)$ to a significant level; at the beginning of subinterval $1, i_{c}$ is then equal to $i\left(t_{0}\right)=-n I+i_{M}\left(t_{0}\right)$ with $i_{M}\left(t_{0}\right)<0$. At light load where $I$ is small, the magnetizing current maintains the required level of $i_{c}$.

During subintervals 0, 1, 2, and 3, secondary-side diodes $D_{5}$ and $D_{6}$ both conduct; hence, zero volage appears actoss all transformer windings. In consequence, voltage $V_{g}$ is applied to commutating inductor $L_{c}$ during subintervals 2 and 3 , causing $i_{c}(t)$ to increase with slope $V_{g} / L_{c}$. Current $i_{c}(t)$ reaches zero at the end of subinterval 2 , and increases to the positive value $+n /$ at the end of subinterval 3 . The reversal of polarity of $i(f)$ enables zero-voltage 5 witching during the next switching transitions, subinterval 5 and subintervals $7-9$.

At the end of subinterval 3 , the current in diode $D_{6}$ has decreased to zero. $D_{5}$ then becomes reverse-biased, with zero-current switching, At this instant, diode $D_{6}$ must begin to block voltage $2 n V_{g}$.

The oulput capacilance of $D_{6}$ prevents the voltage from changing immediately to $2 n V_{8}$; instead, the resonant circuit formed by $L_{c}$ and the $D_{6}$ output capacitance begins to ring in a manner similar to Fig. 4.54. Peak $D_{6}$ voltages are typically observed that are considerably in excess of $2 n V_{g}$, and it is usually necessary to add voltage-clamp snubbers that prevent the secondary-side diode voltages from exceeding a safe value. Several dissipative and non-dissipative approaches are discussed in [26-28].

The active-to-passive switching transition occurs during subinterval 5 . This subinterval is initiated when transistor $Q_{4}$ is turned off. The positive current $i_{c}\left(t_{1}\right)$ is equal to the reflected load current $n$, and charges capacitors $C_{\text {teg }}$ and $C_{\text {teg }}$ from $v_{4}=0$ to $v_{4}=V_{g}$. Subinterval 5 ends when $v_{4}$ reaches $V_{g}$; Diode $D_{3}$ then becomes forward-biased. Transistor $Q_{3}$ is then turned on during subinterval 6 , with zerovollage switching. This is typically implemented by insertion of a small delay between the switching of transistors $Q_{4}$ and $Q_{3}$. Because $i_{t}$ is constant and equal to $n I$ during subinterval 5 , the active-to-passive transition maintains zero-voltage switching at all load curents.

Circuit behavior during the next half switching period, comprising subintervals 6 to 11 , is symmetrical and therefore similar to the behavior observed during subintervals 0 to 5 . The switching transitions of transistors $Q_{1}$ and $Q_{2}$ are passive-to-active transitions, and occur with zero-voltage switching provided that sufficient energy is stored in $L_{\mathrm{c}}$ as described above. The switching transitions of $Q_{3}$ and $Q_{4}$ are active-to-passive, and occur with zero-voltage switching at all loads.

The zero-voltage transition converter exhibits low primary-side switching loss and generated EMI. Conduction loss is increased with respect to an ideal PWM full-bridge topology, because of the current $i_{c}$ that circulates through the primary-side semiconductors during subintervals 0 and 6 . However, this increase in conduction loss can be small if the range of input voltage variations is narrow. This softswitching approach has now found commercial success.

### 20.4.2 The Auxiliary Switch Approach

A similar approach can be used in forward, flyback, and other transformer-isolated converters. As illustrated in Fig. 20.39, an "active-clamp snubber" network consisting of a capacitor and auxiliary MOSFET $Q_{2}$ is added, that is effectively in parallel with the original power transistor $Q_{1}$ [29]. The MOSFET body diodes and output drain-to-source capacitances, as well as the transformer leakage inductance $L_{q}$, participate in the circuit operation. These elements lead to zero-voltage switching, with waveforms similar to those of the ZVT full-bridge converter of Section 20.4.1 or the two-transistor QSW-ZVS switch of Section 20.3.3. The trassistors are driven by complementary signals; for example, after turning off $Q_{1}$, the controller waits for a short delay time and then turns on $Q_{2}$.

The active-clamp snubber can be viewed as a voltage-clamp snubber, similar to the dissipative snubber illustrated in Fig. 20.6. However, the snubber contains no resistor; instead, MOSFET $Q_{2}$ allows bidirectional power flow, so that the energy stored in capacitor $C_{s}$ can flow back into the converter.

The voltage $v_{s}$ can be found by volt-second induclance on the transformer magnetizing inductance. If the lengths of the commutation intervals are neglected, and if the voltage ripple in $v_{s}(t)$ can be neglected, then one finds that

$$
\begin{equation*}
V_{s}=\frac{D}{D^{\prime}} V_{s} \tag{20.69}
\end{equation*}
$$

The voltage $v_{s}$ is effectively an unloaded output of the converter. With the two-quadrant swich provided by $Q_{2}$, this output operates in contimuous conduction mode with no load, and hence the peak voltage of $Q_{1}$ is clamped to the minimum level necessary to balance the volt-seconds applied to the transformer magnetizing inductance.


Fig. 20.39 Active-clamp snubber circuits: (a) forward converter, (b) flyback converter.


Fig. 20.40 Waveforms of the active-clamp snubber circuit of Fig, 20.39(a),

Typical waveforms for a forward converter incorporating an active-clamp snubber are illustrated in Fig. 20.40. The current $i_{0}(t)$ reverses direction while $Q_{2}$ conducts. When $Q_{2}$ tums off, capacitor $C_{d s}$ begins to discharge. When $v_{d s}$ reaches zero, the body diode of $Q_{1}$ becomes forward-biased. $Q_{1}$ can then be turned on at zero voltage.

An added benefit of the active clamp snubber, when used in a forward converter, is that it resets the transformer. Consequently, the converter can operate at any duty cycle, including duty cycles greater than $50 \%$. When the converter must operate with a wide range of input voltages, this can allow substantial improvements in transistor stresses and efficiency. The MOSFETs in Fig. 20.39 operate with zerovoltage switching, while the secondary-side diodes operate with zero-curtent switching.

This approach is quite versatile, and similar auxiliary circuits can be added to other converter circuits to obtain zero-voltage switching $[30,31]$.

### 20.4.3 Auxiliary Resonant Commutated Pole

The auxiliary resonant commutated pole (ARCP) is a related circuit that uses an auxiliary four-quadrant switch (or two equivalent two-quadrant switches) to obtain soft switching in the transistors of a bridge inverter circuit [32-34]. This approach finds application in de-ac inverter circuits. Figure 20.41 illustrates a half-bridge circuit, or one phase of a three-phase voltage-source inverter, driving an ac load. This circuit can lead to zero-voltage switching that mitigates the switching loss induced by the reverse recovery of diodes $D_{1}$ and $D_{2}$. Filter inductor $L_{f}$ is relatively large, so that the output current $i_{d}(t)$ is essentially constant during the resonant commutation interval. Capacitors $C_{d s}$ are relatively small, and model the output capacitances of the semiconductor devices. Inductor $L_{r}$ is also refatively small, and elements $L_{r}$ and $C_{d s}$ form a resonant circuit that rings during part of the commutation process. Semiconductor switching devices $Q_{3}, Q_{4}, D_{3}$, and $D_{4}$ form an auxiliary four-quadrant switch that turns on to initiate the resonant commutation process.

Typical commutation waveforms are illustrated in Fig. 20.42(a), for the case in which the ac load current $i_{a}$ is positive. Diode $D_{2}$ is initially conducting the output current $i_{a}$. It is desired to turn off $D_{2}$ and turn on $Q_{1}$, with zero-voltage switching. This is accomplished with the following sequence:

Interval L. Turn on transistor $Q_{4}$ Devices $D_{2}, Q_{3}$, and $D_{4}$ conduct.
Interval 2. When the current in $D_{2}$ reaches zero, $D_{2}$ turns off. A resonant ringing interval occurs.
luterval 3. When the voltage $\nu_{\text {wir }}$ reaches $V_{g} / 2$, diode $D_{1}$ begins to become forward-biased. Transistor $Q_{1}$ is then immediately turned on at zero voltage.


Fig. 20.41 Half-bridge circuit driving an ac load, with ARCP zero-voltage switching.


Fig. 20.42 Wavetorms of the ARCP circuit of Fig. 20.41: (a) basic waveforms. (b) with corrent boost.
At the conclusion of interval $3, i_{r}(t)$ reaches zero and diode $D_{3}$ turns off. For negative current, the process for conmutation of diode $D_{1}$ is similar, except that transistor $Q_{4}$ and diode $D_{3}$ conduct the resonant current $i_{3}(t)$.

One issue related to the waveforms of Fig. 20.42(a) is that the circuit always operates at the boundary of zero-voltage switching. At the end of interval 2 , diode $D_{k}$ is not actually forward-biased, because its current never actually becomes positive. Instead, transistor $Q_{1}$ should be turned on at the beginning of interval 3 . If transistor $Q_{1}$ is gated on late, then the continued ringing will cause voltage $v_{a n}(t)$ to decrease, and zero-voltage switching will be lost.

To further assist in the zero-voltage switching commutation process, fransistor $Q_{2}$ can be turned on while $D_{2}$ conducts, as illustrated in Fig. 20.42(b). Transistor $Q_{2}$ is used to lengthen the duration of interval 1: now, when the current $i_{d}(t)$ excceds current $i_{f}$ by an amount $i_{\text {leost }}$, then the controller turns off $Q_{2}$ to end interval 1. This causes diode $D_{1}$ to become forward-biased during the beginning of interval 3 . Transistor $Q_{1}$ is then tumed on with zero-voltage switching, while $D_{1}$ is conducting.

Regardless of whether the circuit operates with the waveforms of Fig. 20.42(a) or (b), the ARCP approach eliminates the switching loss caused by the reverse recovery of diodes $D_{1}$ and $D_{2}$. Unlike the previous circuits of this chapter, the ARCP has no circulating currents that cause conduction loss, because the tank inductor current $i_{r}(t)$ is nonzero only in the vicinity of the commutation interval. The approach of Fig. 20.42(a) does not completely eliminate the loss caused by the devicc output capacitances. This loss is eliminated using the curtent boost of Fig. 20.42(b), but additional conduction loss is incurted because of the increased peak $i_{r}(f)$. The waveforms of Fig. 20.42(b) may, in fact, lead to reduced efficiency relative to Fig. 20.42(a)!

### 20.5 SUMMARY OF KEY POINTS

1. In a resonant switch conwetter, the switch network of a PWM converter is replaced by a switch network containing resonant elements. The resulting hybrid converter combines the properties of the resonant swilch network and the parent PWM converter.
2. Analysis of a resonant or soft-switching switch cell involves determination of the switch comversion ratio $\mu$. The resonant switch waveforms are determined, and are then averaged. The switch conversion ratio $\mu$ is
a generalization of the PWM CCM duty cycle $d$. The results of the averaged analysis of PWM converters operating in CCM can be directly adapted to the related resonant switch conventer, simply by replacing $d$ with $\mu$.
3. In the zero-current-switching quasi-resonant switch, diode $D_{2}$ operates with zero-voltage switching, while transistor $Q_{1}$ and diode $D_{1}$ operate with zero-current switching. In the zero-voltage-switching quasi-resonant switch, the transistor $Q_{1}$ and diode $D_{1}$ operate with zero-voltage switching, while diode $D_{2}$ operates with zero-current switching.
4. In the zero-voltage-switching multiresonant switch, all semiconductor devices operate with zero-voltage switching. In consequence, very low switching loss is observed.
5. In the quasi-square-wave zero-voltage-switching resonant switches, all semiconductor devices operate with zeto-voltage switching, and with peak voltages equal to those of the parent PWM converter. The switch conversion ratio is restricted to the range $0.5 \leq \mu \leq 1$. Versions containing synchronous rectifiers can operate with values of $\mu$ approaching zero.
6. The zero-voltage transition approach, as well as the active-clamp snubber approach, lead to zero-voltage switching of the transistors and zero-current switching of the diodes. These approaches have been successful in substantially improving the efficiencies of transformer-isolated conventers. The auxiliary resonant commutated pole induces zero-voltage switching in bridge citcuits such as the voltage-source inverter.

## References

[1] P. VINCIARELLL, "Forward Converter Switching at Zero Current," U.S. Patent 4,415,959, Nov. 1983.
[2] K. Liu, R. Orugantr, and F. C. Lee, "Resonant Swithes: Topologies and Characteristics," IEEE Power Electronics Specialists Conference, 1985 Record, pp. 106-116.
[3] M. F. Schlecht and L. F. CaSEY, "Compaison of the Square-Wave and Quasi-Resonant Topologies," IEEE Applied Power Etectronics Conference, 1987 Record, pp. 124-134.
[4] K. Liv and F. C. Lee, "Zero Voltage Switching Technique in De-Dc Converters," IEEE Power Electronics Specialists Conference, 1986 Record, pp. 58-70.
[5] W. A. Tabisz and F. C. Lee, "Zero-Voltage-Switching Multi-Resonant Technique-A Novel Approach to Improve Performance of High-Frequency Quasi-Resonant Converters," IEEE Power Electronics Specialists Conference, 1988 Record pp. 9-17.
[6] W. A. Tabisz, M. M. Jovanovic, and F. C. Lee, "High Frequency Multi-Resonant Conventer Technology and Its Applications," IEE International Conference on Power Electronics and Variable Speed Drives, July 17-19, 1990, p. 1-8.
[7] R. Farrington, M. Jovanovic, and F. C. Lee, "Constant-Frequency Zero-Voltage-Switched Multi-Resonant Converters' Analysis, Design, and Experimental Resuls." IEEE Power Electronios Specialists Conference. 1990 Record, pp 197-205.
[8] D. Maksimović "Synthesis of PWM and Quasi-Resonant De-to-De Power Converters," Ph.D. thesis, California Institute of Technology, January 1989.
[9] X. Zhou, X. Zhang, J. Liu, P. Wong, J. Chen, H. Wis, L. Amoroso, E. Lee, and D. Clien, "Investigation of Candidate VRM Topologies for Future Microprocessors," IEEE Applied Power Etectronics Confereftes, 1998 Record. pp. 145-150.
[10] R. Rech, B. Molnar, and N. Sokal, "Class E Resonant Regulated Dc-De Power Conveters: Analysis of Operation and Experimental Results at 1.5 MHz ," IEEE Transactions on Power Electronics, 1986, Vol. 1, No. 2, Pp. 111-120.
[11] N. Sokal and A. Sokal, "Class-E, A New Class of High Efficiency Tuned Single-Ended Switching Power Amplifiers,' IEEE Journal of Sold State Circuits, Vol. SC-10, June 1975, pp. I68-176.
[12] F. H. RAAB, "Idealized Operation of Class-E Tuned Power Amplifier," IEEE Transactions on Circuits and Systems, Vol. 24, No. 12, December 1977, pp. 725-735.
[13] K. D. T. Ngo, "Generalization of Resonant Switches and Quasi-Resonant Dc-Dc Converters," IEEE Power Electronics Specialists Conference, 1987 Record, pp. 395-403.
[14] V. Vorperlan, "Quasi-Square Wave Converters: Topologies and Analysis," IEEE Transactions on Power Electronics, Vol 3, No. 2, April 1988, pp. 183-191.
[15] D. Maksimovic, "Design of the Zero-Voltage-Switching Quasi-Square-Wave Resonant Switch," IEEE Power Electronics Specialists Conference, 1993 Record, pp. 323-329.
[16] O. D. Patterson and D. M. Divan, "Pseudo-Resonant Fill-Bridge Dc-De Converter," IEEE Power Electronics Specialists Conference, 1987 Record, pp. 424-430.
[17] Y. JANG and R. Erickson, "New Quasi-Square Whave and Multi-Resonant Integrated Magnetic Zero Voltage Switching Converters," IEEE Power Electronics Specialists Conference, 1993 Record, pp. 721-727.

〔18\} V. Vorperinn, R. Tymersk, and F. C. Lee, "Equivalent Cicuil Models for Resonant and PWM Switches," IEEE Transactions on Power Electronic, Vol. 4, No. 2, April 1989, pp. 205-214.
[19] S. Freeland and R. D. Midolebrook, "A Unified Analysis of Converters with Resonant Switches", IEEE Power Electronics Specialists Conference, 1987 Record, $\mathrm{pp} .20-30$.
[20] A. Witulski and R. Erickson, "Extension of State-Space Averaging to Resonant Switches-and Beyond," IEEE Transaction on Power Efectronics, Vol. 5, No. 1, pp. 98-109, January 1990.
[21] D. Maksimović and S. Cuk, "A General Approach to Synthesis and Analysis of Quasi-Resonant Converters," IEEE Transactions on Power Elecromics, Yol. 6, No. 1, January 1991, pp. 127-140.
[22] R. Erickson, A. Hernandez, A. Wrtulski, and R. Xu, "A Nonlinear Resonant Switch," IEEE Tramsactions on Power Electronics, Vol. 4, No. 2, April 1989. pp. 242-252.
[23] I. Barbi, D. Martins, and R. po Prado, "Effects of Nonlinear Resolant Inductor on the Behavior of Zero-Voltage Switching Quasi-Resonant Converters," IEEE Power Elecrronics Specialiss Conference. 1990 Record, pp. 522-527.
[24] S. Freelahid, "I. A Unified Analysis of Converters with Resonant Switches, II. Input-Curent Shaping for Single-Phase Ac-De Power Converters," Ph.D. Thesis ${ }_{+}$California Institute of Technolugy. 1988.
[25] R. Fisher, K. NGo, and M. Kuo, "A $500 \mathrm{kHz}, 250 \mathrm{~W}$ De-de Converter with Multiple Outputs Controlled by Phase-Shifted PWM and Magnetic Amplifiers," Proceedings of High Freguency Power Conversion Conference, pp, 100-110, May 1988.
[26] L. Mweene, C. Wright, and M. Schlechit, "A $1 \mathrm{~kW}, 500 \mathrm{kHz}$ Pront-End Converter for a Distributed

Power Supply System," ILEE Applied Power Etectronics Conference, 1989 Record, pp. 423-432.
[27] R. REDL, L. Belogh, and D. Epwards, "Optimum ZVS Full-Bridge DC/DC Converter with PWM Phase-Shift Control: Analysis, Desiga Considerations, and Experimental Results," IEEE Apptied Power Electronics Conference, 1994 Record, pp. 159-165.
[28] J. G. Cho, J. A. Sabate and F. C. Lee, "Novel Full Bridge Zero-Voltage-Transition PWM DC/DC Couverter for High Power Applications," IEEE Applied Power Electronics Conference, 1994 Record, pp. 143-149.
[29] P. Vinclarelli, "Optimal Reseting of the Transformer's Core in Single-Ended Forward Converters," Reissued U.S. Patent No. Re. 36,098, Feb. 16, 1999.
[30] C. Diarte and I. Barbl, "A Family of ZVS-PWM Active-Clamping De-to-De Converters: Synthesis, Analysis, Design, and Experimentation." /EEE Transactions on Circuits and Systems-I. Fundamemol Theory and Applications, Wol. 44, No. 8, pp. 698-704, Aug. 1997.
[31] P. Heng and R. Oruganti, "Family of Two-Switch Soft-Switched Asymmetrical PWM Dc/Dc Converters," IEEE Power Electronics Specialists Conference, 1994 Record, pp. 85-94.
[32] R. DEDONCKER and J. LYoNs, "The Auxiliary Resonant Commutated Pole Converter," IEEE Industry Applications Society Annual Meeting, 1990 Record, Pp. 1228-1235.
[33] R. Teicemann and S. Bernet, "Investigation and Comparison of Auxiliary Resonant Commutated Pole Converter Topologies," IEEE Power Electronics Specialists Conference, 1998 Record, pp. 15-23, May 1998.
[34] W. McMurray, "Resonant Snubbers with Auxiliary Devices," IEEE Tronsactions on Industry Applications. Vol. 29, No. 2, pp. 355-361. 1993.

## Problems

20.1 In the forward converter of Fig. 20.43, $L$ and $C$ are large filter elements while $L_{r r}, L_{s}$, and $C_{r}$ have relatively smali values. The transformer reset mechanism is not shown; for this problem, you may assume that the transformer is ideal.


Fig. 20.43 Forward converter with resonant switch. Problem 20.1,
(a) Classify the resonant switch.
(b) Which semiconductor devices operate with zero-voltage switching? With zero-current switching?
(c) What is the resonant frequency?
20.2 In the high-voltage converter of Fig. 20.44, capacitor $C$ is relatively large in walue. The transtormer model includes an ideal $1: n$ transfomer, in conjunction with magnetizing inductance $L_{\text {mp }}$ (referred to the primary side) and winding capacitance $C_{w s}$ (reterred to the secondary side). Transistor $Q$ and diode $D_{p}$ exhibit total output capacitance $C_{p}$, while the output capacitance of diode $D_{s}$ is $C_{s}$. Other nonidealities, such as transformer lcakage inductance, can be ignored. The resonant swich is well-designed, such that all elements listed ahove contribute to ideal operation of the converter and resonant switch.


Fig. 20.44 High-woltage de-de converter containing a resonant switch network, Problem 20.2.
(a) What type of resonant swith is employed? What is the parent PwM converter?
(b) Which seniconductor devices operate with zero-voltage switching? With zero-current switching?
(c) What is the tank resonant frequency?
(d) Sketch the waveforms of the transistor drain-ro-source volcage and transformer magnetizing current.
20.3 In the transformer-isolated de-de converter of Fig. 20.45, capacitors $C_{1}$ and $C_{2}$ and inductors $L_{1}$ and $L_{M}$ are selatively large in value, so that they have small switching ripples. The transformer model includes an ideal $1: n$ transformer, in conjunction with magnetizing inductance $L_{M t}$ (refened to the primary side) and leakage inductances $L_{t 1}$ and $L_{t 2}$ as shown. Transistor $Q_{1}$ exhibits outpul capacitances $C_{d,}$, while the output capacitance of diode $D_{1}$ is $C_{d}$. MOSFET $Q_{1}$ contains a body diode (not explicitly shown). Other nonidealities can be ignored. The resonant switch is well-designed, such that all elements listed above contribute to ideal operation of the converter and resonant switch.
(a) What type of resonant switch is employed? What is the parent PWM converter?
(b) Which semiconductor devices operate with zero-vollage switehing? With zero-curent switching?
20.4 A buck-boost converter is realized using a half-wave ZCS quasi-resonant switch. The load resistance has value $R$, the input voltage has value $V_{g}$, and the converter switching frequency is $f_{s}$.
(a) Sketch the circuit schematic.
(b) Write the complete system of equations that can be solved to determine the output voltage $V$ in terms of the quantities listed above and the component values. It is not necessary to actually solve your equations. You may also quote results listed in this textbook.


Fig. 20.45 Ttansformer-isolated de-de converter containing a tesonant switch network, Problem 20.3.
20.5 It is desired to design a half-wave zero-current-switching quasi-resonant forward converter to operate with the following specifications: $V_{g}=320 \mathrm{~V}, V=42 \mathrm{~V}, 5 \mathrm{~W} \leq \mu \leq 100 \mathrm{~W}$ Design the converter to operate with a meximum switching frequency of 1 MHz and a switch conversion ratio of $\mu=0.45$. Attempt to minimize the peak transistor current, while maintaining zero current switching at all operating points. You may neglect the transformer magnetizing carrent, and ignore the transformer reset scheme.
(a) Specify your choices for the turis ratio $n$, and the tank elements $L_{r}$ and $C_{r}$, refered to the transformer secondary side.
(b) For your design of patt (a), what is the minimum switching frequency?
(c) What is the worsi-case peak transistor coment?
20.6 Analysis of the ZVS quasi-resonant switch of Fig. 20.24.
(a) For each subinterval, sketch the resonant switch cell citcuit, and derive expressions for the tank inductor current and capacitor volage waveroms.
(b) For subinterval 2, in which $Q_{1} / D_{1}$ are off and $D_{2}$ conducts, write the loop equation which relates the tank capacitor voltage, tank inductor voltage, and any other network voltages as appropriate. Hence, for subinterval 2 relate the integral of the tank capacitor voltage to the change in tank inductor cunceut.
(c) Determine the switch-network terminal-waveform awerage values, and hence derive an expression for the switch conversion ratio $\mu$. Verity that your result conincides with Eq. (20.61).
20.7 Analysis of the tull-hridge zero-voltage transition converter of Section 20.4.1. The converter of Fig. 20.36 operates with the waveforms illustrated in Fig. 20.38. According to Eq. (20.68), the conversion ratio of this converter is given approximately by $M(\phi)=n \phi$.

Derive an exact expression for $M$, based on the waveforms given in Fig. 20.38. Your resuli should be a function of the length of subinterval 4 , the load curtent, the switching frequency, and the values of the inductance and capacitances. Note: there is a reasonably simple answer to this question.

## Appendices

## Appendix A <br> RMS Values of Commonly Observed Converter Waveforms

The waveforms encountered in power electronics converters can be quite complex, containing modulation at the switching frequency and often also at the ac line frequency. During converter design, it is often necessary to compute the rms values of such waveforms. In this appendix, several useful formulas and tables are developed which allow these rms values to be quickly determined.

RMS values of the doubly-modulated waveforms encountered in PWM rectifier circuits are discussed in Section 18.5 .

## A. 1 SOMLE COMMON WAVEFORMS

DC, Fig. A.1:

$$
\begin{equation*}
r m s=I \tag{A.1}
\end{equation*}
$$

Fig. A. 1


DC plus linear ripple, Fig. A.2:

$$
\begin{equation*}
r m s=I \sqrt{1+\frac{1}{3}\left(\frac{\Delta i}{I}\right)^{2}} \tag{A.2}
\end{equation*}
$$

Fig. A. 2


Square wave, Fig. A.3:

Fig. A. 3

$$
\begin{equation*}
m m s=I_{p k} \tag{A.3}
\end{equation*}
$$



Sine wave, Fig. A.4:

$$
\begin{equation*}
m s=\frac{I_{p k}}{\sqrt{2}} \tag{A.4}
\end{equation*}
$$



Fig. A. 4

Puisating waveform, Fig. A.5:

$$
\begin{equation*}
r m:=I_{p k} \sqrt{D} \tag{A.5}
\end{equation*}
$$

Fig. A. 5


Pulsating waveform with linear ripple, Fig. A.6:

$$
\begin{equation*}
r m s=I / \sqrt{D} \sqrt{1+\frac{1}{3}\left(\frac{\Delta i}{I}\right)^{2}} \tag{A.6}
\end{equation*}
$$

Fig. A. 6


Triangular waveform, Fig. A. 7 :

$$
\begin{equation*}
m m s=I_{p k} \sqrt{\frac{D_{1}+D_{2}}{3}} \tag{A.7}
\end{equation*}
$$

Fig. A. 7


Triangular waveform, Fig. A.8:

$$
\begin{equation*}
r m s=I_{p} \sqrt{\frac{D_{1}}{3}} \tag{A.B}
\end{equation*}
$$

Fig. A. 8


Triangular waveform, no de component, Fig, A.9:

$$
\begin{equation*}
r m s=\frac{A i}{\sqrt{7}} \tag{A.9}
\end{equation*}
$$

Fig. A. 9


Center-tapped bridge winding waveform. Fig. A. 10 :

$$
\begin{equation*}
m m s=\frac{1}{2} I_{p t} \sqrt{1+D} \tag{A,10}
\end{equation*}
$$

Fig. A. 10


General stepped waveform, Fig. A.Il:

$$
\begin{equation*}
r m s=\sqrt{D_{1} I_{1}^{2}+D_{2} I_{2}^{2}+\cdots} \tag{A.11}
\end{equation*}
$$

Fig. A. 11


Fig. A. 12 General piecewise waveform.


## A. 2 GENERAL PIECEWISE WAVEFORM

For a periodic waveform composed of it piecewise segments as in Fig. A.12, the rms value is

$$
\begin{equation*}
\operatorname{rrs}=\sqrt{\sum_{k=1}^{n} D_{k} u_{k}} \tag{A.12}
\end{equation*}
$$

where $D_{k}$ is the duty cycle of segment $k$, and $u_{k}$ is the contribution of segment $k$. The $t_{k} s$ depend on the shape of the segments-several common segment shapes are listed below:

Constant segment, Fig. A.13:

$$
\begin{equation*}
u_{k}=I_{1}^{2} \tag{A.13}
\end{equation*}
$$

Fig. A. 13


Triangular segment, Fig. A.14:

$$
\begin{equation*}
u_{k}=\frac{1}{3} l_{1}^{2} \tag{A,14}
\end{equation*}
$$

Fig. A. 14


Trapezoidal segment, Fig. A.15:

$$
\begin{equation*}
u_{k}=\frac{1}{3}\left(I_{1}^{2}+I_{1} I_{2}+I_{2}^{2}\right) \tag{A.15}
\end{equation*}
$$

Fig. A. 15


Sinusoidal segment, half or full period, Fig. A. 16 :

$$
\begin{equation*}
\mu_{k}=\frac{1}{2} I_{p k}^{2} \tag{A.16}
\end{equation*}
$$

Fig. A. 16


Sinusoidal segment, partial period: as in Fig. A.17, a sinusoidal segment of less than one half-period, which begins at angle $\theta_{1}$ and ends at angle $\theta_{2}$. The angles $\theta_{1}$ and $\theta_{2}$ are expressed in radians:

$$
\begin{equation*}
u_{k}=\frac{1}{2} I_{p k}^{2}\left(1-\frac{\sin \left(\theta_{2}-\theta_{1}\right) \cos \left(\theta_{2}+\theta_{1}\right)}{\left(\theta_{2}-\theta_{1}\right)}\right) \tag{A.17}
\end{equation*}
$$

Fig. A. 17



Fig. A. 18 Example: an approximate transistor current waveform, including estimated current spike due to diode stored charge.

## Example

A transistor current waveform contains a current spike due to the stored charge of a freewheeling diode. The observed waveform can be approximated as shown in Fig. A1.18. Estimate the rms current.

The waveform can be divided into six approximately linear segments, as shown. The $D_{k}$ and $u_{k}$ for each segment are

1. Triangular segment:

$$
\begin{gathered}
D_{1}=(0.2 \mu \mathrm{~s})(10 \mu \mathrm{~s})=0.02 \\
u_{1}=I_{1}^{2} / 3=(20 \mathrm{~A})^{2} / 3=133 \mathrm{~A}^{2}
\end{gathered}
$$

2. Constant segment:

$$
\begin{aligned}
& D_{2}=(0.2 \mu \mathrm{~s}),(10 \mu \mathrm{~s})=0,02 \\
& H_{2}=I_{1}^{2}=(20 \mathrm{~A})^{2}=400 \mathrm{~A}^{2}
\end{aligned}
$$

3. Trapezoidal segment:

$$
\begin{gathered}
D_{3}=(0.1 \mu \mathrm{~s}) /(10 \mu \mathrm{~s})=0.01 \\
u_{3}=\left(I_{1}^{2}+I_{2}^{2}+I_{3}^{2}\right) / 3=148 \mathrm{~A}^{2}
\end{gathered}
$$

4. Constant segment:

$$
\begin{aligned}
& D_{4}=(5 \mu \mathrm{~s}) /(10 \mu \mathrm{~s})=0.5 \\
& u_{4}=I_{2}^{2}=(2 \mathrm{~A})^{2}=4 \mathrm{~A}^{2}
\end{aligned}
$$

5. Triangular segment:

$$
\begin{gathered}
D_{5}=(0.2 \mu \mathrm{~s}) /(10 \mu \mathrm{~s})=0.02 \\
u_{5}=s_{2}^{2} / 3=(2 \mathrm{~A})^{2} / 3=1.3 \mathrm{~A}^{2}
\end{gathered}
$$

6. Zero segment:

$$
\mu_{6}=0
$$

The mos value is

$$
\begin{equation*}
r m s=\sqrt{\sum_{k=1}^{6} D_{k} H_{k}}=3.76 \mathrm{~A} \tag{A.18}
\end{equation*}
$$

Even though its duration is very short, the current spike has a significant impact on the rms value of the current-without the current spike, the rms current is approximately 2.0 A .

## Appendix B

## Simulation of Converters

Computer simulation can be a powerful tool in the engineering design process Starting from design specifications, an initial design typically includes selection of system and circuit configurations, as well as component types and values. In this process, component and system models are constructed based on vendor-supplied data, and by applications of analysis and modeling techniques. These models, validated by experimental data whenever possible, are the basis upon which the designer can choose parameter values and verify the achieved performance against the design specifications. One must take into account the fact that actual parameter values will not match their nominal values because of inevitable production tolerances, changes in environmental conditions (such as temperature), and aging. In the design verification step, worst-case analysis (or other reliability and production yield analysis) is performed to judge whether the specifications are met under all conditious, i.e., for expected ranges of component parameter values. Computer simulation is very well suited for this task: using reliable models and appropriate simulation setups, the system performance can be tested for various sets of component parameter values. One can then perform design iterations until the worst-case behavior meets specificalions, or until the system reliability and production yicld are acceptably high.

In the design venfication of power electronic systems by simulation, it is often necessary to use component and system models of various levels of complexity:

1. Detailed, complex modets that attempt to accurately represent physical behavior of devices. Such models are necessary for tasks that involve finding switching times, derails of switching transitions and switching loss mechanisms, or instantaneous vollage and curent stresses. Component vendors often provide libtaries of such device models. To complete a detailed circuit model, one must also carefully examine effects of packaging and board interconnects. With fast-switching power semiconductors, simulation time steps of a lew nanoseconds or less may be required, especially during ondoff switching transitions. Because of the complexity of detailed device models, and the line time resolution, the simulation tasks can be very time consuning. In practice, time-donain simulations using detailed device models are usually performed only
on selected parts of the system, and over short time intervals involving a few switching cycles at most. Devices for power converters, and detailed physical device modeling, are areas of active research and development beyond the scope of this book.
2. Simplified device models. Since an onfoll switching transition usually takes a small fraction of a switching cycle, the basic operacion of swiching power converters can be explained using simplifed, idealized device models. For example, a MOSFET can be modeled as a switch with a small (ideally zero) on-resistance $R_{o n}$ when on, and a very large off-resistance (ideally an open circuit) when off, Such simplified models yield physical insight into the basic operation of switching power converters, and provide the starting point for developments of analytical models described thropghout this book. Simplified device models are also useful for time-domain simulations aimed at verifying converter and controller operation, switching ripples, curent and voltage stresses, and responses to load or input transients. Since device models are simple, and details of switching transitions are ignored, tasks that require simulations over many switching cycles can be completed efficienty using general-purpose circuit simulators. In addition, specialized tools have been developed to support last transient simulation of swithing power converters based on idealized, piecewise-linear device models [1-7], or a combination of piecewise-linear and nonlinear models [8].
3. Averaged converter models. Averaged models that are well suited for prediction of converter steady-state and dynamic responses are diseussed throughout this book. These models are essential design tools because they provide physical insight and lead to analytical results that can be used in the design process to select componemt parameter values for a given set of specificalions. In the design verification step, simulations of averaged converter models can be performed to test for losses and efficiency, steady-state woltages and currents, stability, and large-signal transient responses. Since switching transitions and ripples are removed by averaging. simolations over long time intervals and over many sets of parameter values can be completed efficiently. As a result, averaged models are also well suited for simulations of large electronic systems that include switching converters. Furthermore, since large-signal averaged models are nonlinear, but time-invariant, small-signal ac simulations can be used to generate various frequency responses of interest. Selected references on averaged converter modeling for simulation are listed at the end of this chapter [9-18].

Averaged models for computer simulation are covered in this appendix. Based on the material presented in Section 7.4, averaged switch models for computer simulation of converters operating in continuous conduction mode are described in Section B.L. Application examples include finding SEPIC de conversion ratio and efficiency, and large-signal transient responses of a buck-boost conterter. Section B. 2 describes an averaged switch model suitable for simulation of converters that may operate either in continuous conduction mode or in discontinuous conduction mode. Application examples include finding SEPIC open-loop frequency responses in CCM and DCM, loop-gain, phase margin and closed-loop responses of a buck voltage regulator, and current harmonics in a DCM boost rectifier. Based on the results from Chapter 12, a simulation model for converters with current programmed control is described in Section B.3, together with a buck converter example that compares control-to-output frequency responses with curtent programmed control against duty-cycle control.

It is assumed that the reader is familiar with basics of Spice circuit simulations. All simulation models and examples in this appendix are prepared using the PSpice circuit simulator [19]. Netlists are included to help explain details of model implementation and simulation analysis options. Usually, instead of writing netlists, the user would enter circuit diagrams and analysis options from a front-end schematic capture tool. The examples and the library switch lib of subcircuit models described in this appendix are available on-line. Similar models and examples can be constructed for use with other simulation tools.


* Subcirsuit: CCM1
* Application: two-switch PWM converters
* Limitations: ideal switches, CCM only, no transformer
" Parameters: none
* Nodes:
- 1 : transistor positive (drain for an n-channel MOS)
${ }^{*}$ 2: transistor negative (source for an n-channel MOS)
${ }^{4}$ 3: diode cathode
* 4: diode anode
* 5. duty cycle control input


## .subckt CCM11 2345

E1 12 value $=\left\{(1-v(5))^{*} v(3,4) / v(5)\right\}$
Gd 43 value $=\left\{(1-\mathrm{v}(5))^{\star i}(\mathrm{Et}) / \mathrm{v}(5)\right\}$
.ends

Fig. B. 1 Averaged switch model CCMI: (a) the general two-switch network: (b) symbol for the averaged switch subcircuit model; (c) PSpice netlist of the subcircuit.

## B. 1 AVERAGED SWITCH MODELS FOR CONTINUOUS CONDUCTION MODE

The central idea of the averaged switch modeling described in Section 7.4 is to identify a switch network in the converter, and then to find an averaged circuit model. The resulting averaged switch model can then be inserted into the converter circuit to obtain a complete model of the converter. An important feature of the averaged switch modeling approach is that the same model can be used in many different converter configurations; it is not necessary to rederive an averaged equivalent circuit for each particular converter. This feature is also very convenient for construction of averaged circuit models for simulation. A general-purpose subcircuit represents a large-signal nonlinear averaged switch model. The converter averaged circuit for simulation is then obtained by replacing the switch network with this subcircuit. Based on the discussion in Section 7.4, subcircuits that represent CCM averaged switch models are described in this section, together with application examples.

## B.1.1 Basic CCM Averaged Switch Model

The large-signal averaged switch model for the general two-switch network of Fig. 7.39 (a) is shown in Fig. 7.39(c). A PSpice subcircuit implementation of this model is shown in Fig. B.I. The subcircuin has five nodes. The transistor port of the averaged switch network is connected between the nodes 1 and 2 , whilc the diode port is comprised of nodes 3 and 4 . The duty ratio $d=v(5)$ is the control input to the subcircuit at the node 5 . The quantily $p(5)$ is a voluge that is equal to the duty cycle, and that lies in the range zero to one volt. Figure B. 1(c) shows the netist of the subcircuit. The netlist consists of only four lines of code and several conment lines (the lines starting with *). The .subckt line defines the name (CCMI) of the subcircuit and the interface nodes. The value of the controlled voltage source $E_{r}$ which
models the transistor port of the averaged switch network, is written according to Eq. (7.136):

$$
\begin{equation*}
\left\langle v_{1}(t)\right\rangle_{T_{s}}=\frac{d^{\prime}(t)}{d(t)}\left\langle v_{2}(t)\right\rangle_{T_{s}} \tag{B.1}
\end{equation*}
$$

Note that $v(3,4)$ in the subcircuit of Fig. B.l is equal to the switch network independent input $\left\langle v_{2}(t)\right\rangle_{s_{s}}$. Also, $d(t)=v(5)$, and $d^{\prime}(t)=1-d(t)=1-v(5)$. The value of the controlled current source $G_{d}$, which models the diode port, is computed according to Eq. (7.137):

$$
\begin{equation*}
\left\langle i_{2}(t)\right\rangle_{T_{s}}=\frac{d^{\prime}(t)}{d(t)}\left\langle i_{1}(t)\right\rangle_{T_{s}} \tag{B.2}
\end{equation*}
$$

The switch network independent input $\left\langle i_{1}(t\rangle_{T_{s}}\right.$ equals the current $i\left(E_{i}\right)$ through the controlled voltage source $E_{r}$. The ends line completes the subcircuit netlist. The subcircuit CCM 1 is included in the model library switchlib.

An advantage of the subcircuit CCMI of Fig. B.I is that it can be used to construct an averaged circuit model for simulation of any two-switch PWM converter operating in continuous conduction mode, subject to the assumptions that the switches can be considered ideal, and that the converter does not include a step-up or step-down transformer. The subcircuit can be further refined to remove these limitations. In converters with an isolation transformer, the right-hand side of Eqs, (B.1) and (B.2) should be divided by the transformer turns ratio. Inclusion of switch conduction losses is discussed in the next section.

A disadvantage of the model in Fig. B.] is that Eqs. (B.1) and (B.2) have a discontinuity at duty cycle equal to zero. In applications of the subcircuit, it is necessary to restrict the duty-cycle to the range $0<D_{\min } \leq d \leq 1$.

Following the approach of this section, subcircuits can be constructed for the large-signal averaged models of the buck switch network (see Fig. 7.50(a), and Eqs. (7.150)), and the boost switch network (see Fig. $7.46($ a) and Eqs. (7.146)). An advantage of these models is that their defining equations do not have the discontinuity problem at $d=0$.

## B.1.2 CCM Averaged Switch Model that Includes Switch Conduction Losses

Let us modify the model of Fig. B. 1 to include switch conduction losses. Figure B. 2 shows simple device models that include transistor and diode conduction losses in the general two-switch network of Fig. B.I(a). The transistor is modeled as an ideal swith in series with an on-resistance $R_{o n}$. The diode is modeled as an ideal diode in series with a forward voltage drop $V_{D}$ and resistance $R_{D}$.

Construction of dc equivalent circuits to find dc conversion ratio and efficiency of converters is discussed in Chapter 3. Derivation of an averaged switch model that includes conduction losses arising from $R_{o n}$ and $V_{D}$ is described in Section 7.4.5. Following the same averaged switch modeling approach, we can find the following relationships that describe the averaged switch model for the switch network of Fig. B.2:

$$
\begin{equation*}
\left.\left\langle v_{1}(t)\right\rangle_{T_{s}}=\left(\frac{R_{\Delta t}}{d(t)}+\frac{d^{\prime}(t) R_{D}}{d^{2}(t)}\right)\left\langle\left\langle_{1}(t)\right\rangle_{T_{v}}+\frac{d^{\prime}(t)}{d(t)}\right|\left\langle\nu_{r_{3}}(t)\right\rangle_{T_{s}}+V_{D}\right\} \tag{B.3}
\end{equation*}
$$

Fig. B, 2 Switch network model that includes conduction loss elements $R_{o n}, V_{D}$ and $R_{D}$.

(b)

* MODEL: CCM2
* Application: two-switch PWM converters, includes
(a)


Fig. B. 3 Subcircuit implementation of the CCM averaged switch model that includes conduction losses: (a) circuit symbol; (b) PSpice netlist for the subcircuit.

* conduction losses due to Ron, VD, RD
* Lirnitations: CCM only, me transtormer
* Parameters:
* Ron = transistor on-resistance
* VD = diode forward voltage drop
* RD = diode on-resistance
* Nodes:
* 1: transistor positive (drain for an n-channel MOS)
* 2 . transistor negative (source for an n-channel MOS)
* 3 : diode cathode
* 4: diode anode
* 5: duty cycle control input
subckt CCM2 12345
+params: Rion $=0$ VD $=0 \mathrm{RD}=0$
Er $11 x$ value $=\left\{i(E t)^{*}\left(\operatorname{Ron}+(1 \sim v(5))^{*} R D / v(5)\right) v(5)\right\}$
Et $1 \times 2$ value $=\left\{(1-v(5))^{*}(v(3,4)+\mathrm{VD}) \mathrm{v}(5)\right\}$
Gd 43 value $=\left[(1-v(5))^{+i(E t)} / v(5)\right.$
ends

$$
\begin{equation*}
\left\langle i_{2}(t)\right\}_{T_{s}}=\frac{d^{\prime}(t)}{d(t)}\left(i_{1}(t)\right\}_{T_{s}} \tag{B.4}
\end{equation*}
$$

A subcircuit implementation of the averaged switch model described by Eqs. (B.3) and (B.4) is shown in Fig. B. 3 The subcircuit terminal nodes are the same as in the CCM1 subcircuit: the transistor port is between the nodes 1 and 2 ; the diode port is between the nodes 3 and 4 ; the duty ratio $d=v(5)$ is the con-

trol input to the subcircuit at the node 5 . Two controlled voltage sources in series, $E_{\mathrm{r}}$ and $E_{r}$, are used to generate the port 1 (transistor) averaged voltage according to Eq ( $\mathrm{B}, 3$ ). The controlled voltage source $E_{r}$ models the voltage drop across the equivalent resistance $R_{c m} / d(t)+d^{\prime}(t) R_{D} / d^{2}(t)$ in Eq. (B.3). Note that this equivalent resistance is a nonlinear function of the switch duty cycle $d(t)$. The controlled voltage source $E_{4}$ shows how the port 1 (transistor) averaged voltage depends on the port 2 (diode) averaged voltage. The controlled current source $G_{d}$ models the averaged diode curtent according to Eq. (B.4). The subcircuit CCM2 has three parameters ( $R_{o n}, V_{D}$, and $R_{D}$ ) that can be specified when the subcircuit is used in a converter circuit. The default values of the subcircuit parameters, $R_{o n}=0, V_{D}=0$, and $R_{D}=0$, are defined in the .subckt line. These valucs comespond to the ideal case of no conduction losses. The subcircuit CCM2 is included in the model library switch. lib.

The model of Fig. B. 3 is based on the simple device models of Fig. B.2. It is assumed that inductor current ripples are small and that the converter operates in contimuous conduction mode. Many practical converters, however, must operate in discontinuons conduction mode at low duty cycles where the diode forward voltage drop is comparable to or larger than the output voltage. In such cases, the model of Fig. B.2, which includes $V_{D}$ as a fixed voltage generator, gives incorrect, physically impossible results for polarities of converter voltages and curtents, losses and efficiency.

## B.1.3 Example: SEPIC DC Conversion Ratio and Efficiency

Let us consider an example of how the subcircuit CCM2 can be used to generate dc conversion ratio and efficiency curves for a CCM converter. As an example, Figure B. 4 shows a SEPIC averaged circuit model. The converter circuit can be found in Fig. 6.38(a), or in Fig. 7.37. To construct the averaged circuit model for simulation, the switch network is replaced by the subcircuit CCM2. In the converter netlist shown in Fig. B.4, the $X_{\text {swite }}$ line shows how the subcircuit is connected to other parts of the converter. The switch duty cycle is set by the voltage source $V_{c}$. All other parts of the converter circuit are simply copied to the averaged circuit model. Inductor winding resistances $R_{\mathrm{L}}=0.5 \Omega$ and $R_{L 2}=0.1 \Omega$ are
(a)

(b)


Fig. B. 5 SEPIC simulation example: (a) de conversion ratio and (b) efficiency.
included to model copper losses of the inductors $L_{1}$ and $L_{2}$, respectively. The switch conduction loss parameters are defined by the param line in the netlist: $R_{o n}=0, V_{D}=0.8 \mathrm{~V}, R_{D}=0.05 \Omega$. Notice how these values are passed to the subcitcuit CCM 2 in the $X_{\text {ywich }}$ line. In this example, all other losses in the converter ate neglected. A do sweep analysis (see the de line in the netlist) is set to vary the dc voltage source $V_{c}$ from 0.1 V to 1 V , in 0.01 V increments, which corresponds to varying the switch duly cycle over the range from $D=0.1$ to $D=1$. The range of duty cycles from zeto to 0.1 is not covered because of the model discontinuity problem at $D=0$ (discussed in Scetion B.L.i), and because the model predictions for conduction losses at low duty cycles are not valid, as discussed in Section B.I.2. The de sweep analysis is repeated for values of the switct on-resistance in the range from $R_{o n}=0 \Omega$ to $R_{o m}=1 \Omega$ in $0.5 \Omega$ increments (see the .step line in the netlist). The lib tine refers to the switch lib library, which contains definitions of the subcircuit CCM2 and all other subcircuit models described in this appendix.

Simulation results for the de output voltage $V$ and the converter efficiency $\eta$ are shown in Fig. B.5. Several observations can be made based on the modeling approach and discussions presented in Chapter 3. At low duty cycles, efficiency drops because the diode forward voltage drop is comparable to the output woltage. At higher duty cycles, the converter currents increase, so that the conduction losses increase. Eventually, for duty cycles approaching 1 , both the output voltage and the efficiency approach zero. Given a desired de output voltage and effictency, the plots in Fig. B. 5 can be used to select the transistor with an appropriate value of the on-resistance.

## B.1.4 Example: Transient Response of a Buck-Boost Converter

In addition to steady-state conversion characteristics, it is often of interest to investigate converter transient responses. For example, in voltage regulator designs, it is necessary to verify whether the output voltage remains within specified limits when the load conent takes a step change. As another example, during a start-up transient when the converter is powered up, converter components can be exposed to significantly higher stresses than in steady state. It is of interest to verify that component stresses are

Fig. B. 6 Buck-boost converter example.

within specifications or to make design modifications to teduce the stresses. In these examples, transient: simulations can be used to test for converter responses.

Transient simulations can be performed on the converter switching circuit model or on the converter averaged circuil model. As an example, let us apply these two approaches to investigate a start-up transient response of the buck-boost converter shown in Fig. B.6.

Figure B. 7 shows a switching circuit model of the buck-boost converter. The inductor winding resistance $R_{L}$ is included to model the inductor copper losses. The MOSFET is modeled as a voltage-controlled switch $S_{q 1}$ controlled by a pulsating voltage source $v_{c}$. The switch .model line specifies the switch on-resistance $R_{o n}=50 \mathrm{~m} \Omega$, and the switch off-resistance $R_{o f f}=10 \mathrm{M} \Omega$. The switch is on when the controlling voltage $v_{c}$ is greater than $V_{o n}=6 \mathrm{~V}$, and off when the controlling voltage $v_{c}$ is less than $V_{\text {off }}=4 \mathrm{~V}$. The pulsating source $v_{c}$ has the pulse amplitude equal to 10 V . The period is $T_{s}=1 / f_{s}=10 \mu \mathrm{~s}$, the rise and fall times are $t_{r}=t_{f}=100 \mathrm{~ns}$, and the pulse width is $t_{p}=7.9 \mu \mathrm{~s}$. The switch duty cycle is $D=\left(t_{p}+0.5\left(t_{r}+t_{f}\right)\right) / T_{s}=0.8$. The built-in nonlinear Spice model is used for the diode. In the diode model statement, only the parameter $I_{s}$ is specified, to set the forward voltage drop across the diode. The switch and the diode models used in this example are very simple. Conduction losses are modeled in a simple manner, and details of complex device behavior during switching transitions are neglecled.


Fig. B. 7 Buck-boost converter simulation example, switching circuit model.


Fig. B. 8 Buck-boost converter simulation example, averaged circuit model.

Therefore, the circuil model of Fig. B. 7 cannot be used to examine switcling transitions or to predict switching losses in the converter. Neveritheless, basic switching operation is modeled, and a transient simulation can be used to find out how the converter waveforms evolve in time over many switching cycles. Transient simulation parameters are defined by the .tran line: the output time step is $1 \mu s$, the final simulation time is 1.2 ms , the output waveforms are generated from the start of simulation at time equal to zero, and the maximum allowed time step is $1 \mu$ s. The uic ("use initial conditions") option tells the simulator to start with all capacitor voltages and inductor currents equal to the specified initial values. For example, ic=0 in the $L_{1}$ line sets the initial inductor cument to zcro. In Spice, the default initial conditions are always zero, so that ic $=0$ statements can be omitted.

An averaged circuil model of the buck-boost converter is shown in Fig. B.8. This circuit model is obtained by replacing the switch network in the converter of Fig. B. 6 by the CCM2 subcircuit. Notice that the circuits and the netlisss of Figs. B. 7 and Fig. B. 8 are very similar. The only difference is that the switching devices in the conventer circuit of Fig. B. 7 are replaced by the CCM2 subcircuit $X_{\text {swith }}$ in Fig. B.8. Also, the pulsating source $v_{d}(t)$ in the switching circuit is replaced by a constant voltage source $\nu_{c}$ equal to the switch duty cycle $D=0.8$.

The inductor current and the capacitor voltage waveforms during the start-up transient are shown in Fig. B.9. For comparison, the waveforms obtained by transient simulation of the switching converter circuit shown in Fig. B.7, and by simulation of the averaged circuit model of Fig. B. 8 are shown. Switching ripples can be observed in the waveforms obtained by simulation of the switching circuit model. The converter transicnt response is governed by the converter nalural time constants. Since these time constants are much longer than the switching period, the converter statt-up transient responses in Fig. B. 9 take many switching cycles to reach the steady state. In the results obtained by simulation of the averaged circuit model, the switching tipples are removed, but the low-frequency portions of the converter transient responses, which are govemed by the natural time constants of the converter network, match very closely the responses obtained by simulation of the switching circuit.

Based on the results shown in Fig. B.9, we can see that converter components are exposed to significantly highcr current stresses during the start-up transient than during sleady state operation. The problem of excessive stresses in the start-up transient is quite typical for switching power converters. Practical designs usually include a "soft-start" circuit, where the switch duty cycle is slowly increased


Fig. B. 9 Inductor current and output voitage waveforms obtained by transient simulation of the switching converter circuit shown in Fig. B. 7 , and by simulation of the averaged citcuit model of Fig. B. 8
from zero to the steady-state value to reduce start-up transient stresses.
This simulation example illustrates how an averaged circuit model can be used in place of a switching circuit model to investigate converter large-signal transient responses. An advantage of the averaged circuit model is that transient simulations can be completed much more quickly because the averaged model is time invariant, and the simulator does not spend time computing the details of the fast switching transitions. This advantage can be impotant in simulations of larger electronic systems that include switching power converters. Another important advantage also comes from the fact that the averaged circuit model is nonlinear but time-invariant: ac simulations can be used to linearize the model and generate small-signal frequency responses of interest. This is not possible with switching circuit models. Examples of small-signal ac simulations can be found in Sections B. 2 and B. 3 .

## B. 2 COMBINED CCM/DCM AVERAGED SWITCH MODEL

The models and cxamples of Section B. 1 are all based on the assumption that the converters operate in continuous conduction mode (CCM). As discussed in Chapters 5 and 11, all converters containing a diode rectifier operate in discontinuous conduction mode (DCM) if the load current is sufficienily low. In some cases, converters are purposely designed to operate in DCM. lt is thercfore of intercst to develop


Fig. B. 10 Summary of averaged switch modefing: (a) general two-switch network, (b) averaged switch model in CCM, and (c) averaged switch model in DCM.


Fig. B. 11 A general averaged switch model using the equivalent switch conversion ratio $\mu$.
averaged models suitable for simulation of converters that may operate in either CCM or DCM.
Figure B. 10 illustrates the general two-switch network, and the corresponding large-signal averaged models in CCM and DCM. The CCM averaged switch model, which is derived in Section 7.4, is an ideal transformer with $d^{\prime}: d$ tums ratio. In DCM, the large-signal averaged switch model is a loss-free resistor, as derived in Section I1.1. Our objective is to construct a combined CCM/DCM averaged switch model that reduces to the model of Fig. B. $10(\mathrm{a})$ or to the model of Fig. B. IO(c) depending on the operating mode of the converter. Let us define an effective switch conversion ratio $\mu(t)$, so that the averaged switch model in both modes has the same fom as in CCM, as shown in Fig. B. 11 . If the converter operates in CCM, then the switch conversion ratio $\mu(t)$ is equal to the switch duty cycle $d(t)$,

$$
\begin{equation*}
\mu=d \tag{B.5}
\end{equation*}
$$

If the converter operates in DCM, then the effective switch conversion ratio can be computed so that the terminal characteristics of the averaged-switch model of Fig. B. 11 match the terminal characteristics of the loss-free resistor model of Fig. B. 10 (c). Matching the port 1 characteristics gives

$$
\begin{equation*}
\left\langle v_{1}(\theta)_{T_{s}}=\frac{\mathrm{I}-\mu}{\mu}\left\langle v_{2}(f)\right\rangle_{T_{s}}=R_{c}\left\langle i_{1}(t)\right\rangle_{T_{s}}\right. \tag{B.6}
\end{equation*}
$$

which can be solved for the switch conversion ratio $\mu$,

$$
\begin{equation*}
\mu=\frac{1}{1+\frac{R_{c}\left(i_{1}(\theta)\right\rangle_{T_{s}}}{\left\langle v_{2}(p)_{T_{s}}\right.}} \tag{B.7}
\end{equation*}
$$

It can be verified that matching the port 2 characteristics of the models in Figs. B.10(c) and B. 11 gives exactly the same result for the effective switch conversion ratio in DCM.

The switch conversion ratio $\mu(t)$ can be considered a generalization of the duty cycle $d(t)$ of CCM switch networks. Based on this approach, models and results developed for converters in CCM can be used not only for DCM but also for other operating modes or even for other converter contigurations by simply replacing the switch duty cycle $d(t)$ with the appropriate switch conversion ratio $\mu(0)$ [21-24]. For example, if $M(d)$ is the conversion ratio in CCM, then $M(\mu)$, with $\mu$ given by Eq. (B.7), is the conversion ratio in DCM. The switch conversion ratio in DCM depends on the averaged terminal woltage and current, as well as the switch duty cycle $d$ through the effective resistance $R_{e}=2 L / d^{2} T_{s}$. If the converter is completely unloaded, then the average transistor current $\left\langle i_{1}(i)\right\rangle_{\tau_{s}}$ is zero, and the DCM switch conversion ratio becomes $\mu=1$. As a result, the de output voltage attains the maximum possible value $V=V_{g} M(1)$. This is consistent with the results of the steady-state DCM analyses in Chapter 5 and Section II.1.

To construct a combined CCMDCM averaged switch model based on the general averaged switch model of Fig. B.Il, it is necessary to specify which of the two expressions for the switch conversion ratio to use: Eq. (B.5), which is valid in CCM, or Eq. (B.7), which is valid in DCM. At the CCM/ DCM boundary, these two expressions must give the same result, $\mu=d$. If the load current decreases further, the converter operates in DCM, the average switch current $\left\langle i_{1}(t)\right\rangle_{T_{s}}$ decreases, and the DCM switch conversion ratio in Eq . (B.7) becomes greater than the switch duty cycle $d$. We conclude that the correct value of the switch convcrsion ratio, which takes into account operation in CCM or DCM, is the larger of the two values computed using Eq. (B.5) and Eq. (B.7).

Figure B. 12 shows an implementation of the combined CCM/DCM model as a PSpice subcircuit CCM-DCM1. This subcircuit has the same five interface nodes as the subcircuits CCM 1 and CCM 2 of Section B.1. The controlled sourccs $E_{i}$ and $G_{d}$ model the port 1 (transistor) and port 2 (diode) averaged characteristics, as shown in Fig. B.11. The switch conversion ratio $\mu$ is equal to the voltage $v(u)$ at the subcircuit node $u$. The controlled voltage source $E_{u}$ computes the switch conversion ratio as the greater of the two values obtained from Eqs. (B.S) and (B.7). The controlled current source $G_{a}$, the zero-value voltage source $V_{n}$, and the resistor $R_{a}$ form an auxiliary circuit to ensure that the solution found by the simulator bas the transistor and the diode currents with correct polarities, $\left\langle i_{1}(t)\right\rangle_{r_{s}}>0,\left\langle i_{2}(t)\right\rangle_{r_{s}}>0$. The subcircuit parameters are the inductance $L$ relevant for CCM/DCM operation, and the switching frequency $f_{s}$. The default values in the subcitcuit are arbitrarily set to $L=100 \mu \mathrm{H}$ and $f_{s}=100 \mathrm{kHz}$.

The PSpice subcircuit CCM-DCM1 of Fig. B. 12 can be used for dc , ac, and transient simula-
*MODEL: CCM-DCM1
${ }^{*}$ Application: two-switch PWM converters, CCM or DCM

* Limitations: ideal switches, no translormer
* Parameters:
* $\mathrm{L}=$ equivalent inductance for DCM


Fig. B. 12 Implementation of the combined CCM/DCM averaged switch model.

* Nodes:
* 1: transistor positive (drain for an n-channel MOS)
* 2: transistor negative (source for an n-channel MOS)
* 3. diode cathode
* 4: diode anode
* 5. duty cyele control input
.subekt CCM-DCM112345
+ params: $L=100 \mathrm{I} I=1 E 5$
Et 12 value= $\left[\left\{1-v\{u)^{*} w(3,4) \mathrm{V}(u)\right\}\right.$

Ga 0 a value= $\{\mathrm{MAX}(\{(\mathrm{Et}), 0)\}$
Vab
Rabo1k
Eu u 0 table $\left\{\mathrm{MAX}(\mathrm{v}(5))_{1}\right.$
$+\mathrm{v}(5)^{*} \mathrm{v}(5) /\left(\mathrm{w}(5)^{*} \mathrm{v}(5)+2^{*} L^{*}\left(s^{*} \mathrm{i}(\mathrm{Va}) / \mathrm{v}(3,4) \mathrm{M}\right)(00)(11)\right.$
.ends
tions of PWM converters containing a transistor switch and a diode switch. This subcircuit is included in the model librury swith.ib. It can be modified further for use in converlers with isolation transformer.


## B.2.1 Example: SEPIC Frequency Responses

As an example, Fig. B. 13 shows a SEPIC circuit and the averaged circuit model obtained by replacing the switch network with the CCM-DCM1 subcircuit of Fig. B.12. A part of the circuit netlist is included in Fig. B.13. The connections and the parameters of the CCM-DCM1 subcitcuit are defined by the $X_{\text {switch }}$ line. In the SEPIC, the inductance parameter $L=83.3 \mu \mathrm{H}$ is equal to the parallel combination of $L_{1}$ and $L_{2}$. The voltage source $v_{c}$ sets the quiescent value of the duty cycle to $D=0.4$, and the small-signal ac value to $\hat{d}=1$. Ac simulation is performed on a lineatized circuit model, so that amplitudes of all smallsignal ac waveforms are directly proportional to the amplitude of the ac input, regardless of the input ac amplitude value. For example, the control-to-output transfer function is $G_{\gamma d}=\hat{v} / \hat{d}$, where $\hat{v}=v(4)$ in the circuit of Fig. B. 13(b). We can set the input ac amplitude to 1 , so that the control-to-output cransfer function $G_{v d}$ can be measured directly as $v(5)$. This setup is just for convenience in finding sinall-signal frequency responses by simulation. For measurements of conventer transfer functions in an experimental circuit (see Section 8.5 ), the actual amplitude of the small-signal ac variation $\hat{d}$ would be sel to a fraction of the quiescent duly cycle $D$. Parameters of the ac simulation are set by the ac line in the netlist: the signal frequency is swept from the minimum frequency of 5 Hz to the maximum frequency of 50 kHz in 201 points per decade.

Figure B. 14 shows magnitude and phase responses of the control-to-output transfer function obtained by ac simulations for two different values of the load resistance: $R=40 \Omega$, for which the converter operates in CCM, and $R=50 \Omega$, for which the converter operales in DCM. For these two operating
points, the quiescent (dc) voltages and currents in the circuit are nearly the same. Nevertheless, the frequency responses ate qualitatively very different in the two operating modes. In CCM, the converter exhibits a fourth-order response with two pairs of high- $Q$ complex-conjugate poles and a pair of com-plex-conjugate zeros. Another RHP (right-half plane) zero can be observed at frequencies approaching 50 kHz . In DCM, there is a dominant low-frequency pole followed by a pair of complex-conjugate poles and a pair of complex-conjugate zeros. The frequencies of the complex poles and zeros are very close in yalue. A high-frequency pole and a RHP zero contribute additional phase lag at higher frequencies.

In the design of a fecdback controller around a converter that may operate in CCM or in DCM , one should take into account that the crossover frequency, the phase margin, and the closed-loop responses can be substantially different depending on the operating mode. This point is illustrated by the example of the next section.
(a)

(b)


SEPIC frequency response

* duty cycle input:
ve 50 dc 0.4 ac 1
${ }^{*}$ subbiricuit

IIf Switch. lib

- analysis setup:
.ac des 2015 50kHz
.end

Fig. B. 13 SEPIC simulation example: (a) converter circuit, (b) averaged circuit model for simulation.


Fig. B. 14 Magnitude and phase responses of the control-to-output transfer function obtained by simulation of the SEPIC example, for two values of the load resistance, For $R=50 \Omega$, the converter operates in DCM (solid lines), and for $R=40 \Omega$, the converter operates in $C C M$ (dotted lines).

## B.2.2 Example: Loop Gain and Closed-Loop Responses of a Buck Voltage Regulator

A controlier design for a buck converter example is discussed in Section 9.5.4. The converter and the block diagram of the controller are shown in Fig. 9.22. This converter system is designed to regulate the dc output voltage at $V=15 \mathrm{~V}$ for the load current up to 5 A . Let us test this design by simulation. An averaged circuit model of a practical realization of the buck voltage regulator described in Section 9.5.4 is shown in Fig. B.15. The MOSFET and the diode swich are replaced by the averaged switch model implemented as the CCM-DCMI subcircuit. The pulse-width modulator with $V_{A}=4 \mathrm{~V}$ is modeled according to the discussion in Section 7.6 as a dependent voltage source $E_{p w i m}$ controlled by the PWM input voltage $v_{x}$. The value of $E_{p w n}$ is equal to $1 / V_{M}=0.25$ times the PWM inpul voltage $v_{x}$, with a limit for the minimum value set to 0.1 V , and a limit for the maximam value set to 0.9 V . The output of the pulse-width modulator is the control duty-cycle input to the CCM-DCMI averaged switch subcircuit. Given the specified limits for $E_{p w m}$, the switch duty cycle $d(t)$ can take values in the range:

$$
\begin{equation*}
D_{\min } \leq d(t) \leq D_{\max } \tag{B.B}
\end{equation*}
$$

where $D_{\text {min }}=0.1$, and $D_{\text {max }}=0.9$. Practical PWM integrated circuits often have a limit $D_{\text {max }}<1$ for the maximum possible duty cycle. The voltage sensor and the compensator are implemented around an opatmp LM324. With very large loop gain in the system, the steady-state error voltage is approximately zero, i.e., the dc voltages at the plus and the minus inputs of the op-amp are almost the same,

$$
\begin{equation*}
v(5)=v_{r e f} \tag{B9}
\end{equation*}
$$

As a result, the quiescent (dc) output voltage $V$ is set by the reference voltage $v_{\text {ref }}$ and the voltage divider comprised of $R_{1}, R_{2}, R_{4}$ :

$$
\begin{equation*}
V \frac{R_{4}}{R_{1}+R_{2}+R_{4}}=v_{r f}=5 \mathrm{~V} \tag{B.10}
\end{equation*}
$$

By setting the ac reference woltage $\hat{v}_{\text {ref }}$ to zero, the combined transfer function of the voltage sensor and the compensator can be found as:

$$
\begin{equation*}
H(s) G_{c}(s)=\frac{\hat{p}_{y}}{\hat{v}}=\frac{R_{3}+\frac{1}{s C_{3}}}{R_{\jmath}+R_{2} \| \frac{l}{s C_{2}}} \tag{B.1l}
\end{equation*}
$$

This transfer function can be written in factored pole-zero form as

$$
\begin{equation*}
G_{c m} H \frac{\left(1+\frac{\xi}{\omega_{z}}\right)\left(1+\frac{\omega_{L}}{s}\right)}{\left(1+\frac{s}{\omega_{p}}\right)} \tag{B.12}
\end{equation*}
$$

where


Fig. B. 15 Buck voltage regulator example.

$$
\begin{align*}
& G_{c m} H=\frac{R_{3}}{R_{1}+R_{2}}  \tag{B.13}\\
& f_{z}=\frac{\omega_{2}}{2 \pi}=\frac{1}{2 \pi R_{2} C_{2}}  \tag{B.14}\\
& f_{L}=\frac{\omega_{L}}{2 \pi}=\frac{1}{2 \pi R_{3} C_{3}} \tag{B.15}
\end{align*}
$$

and

$$
\begin{equation*}
f_{p}=\frac{\omega_{p}}{2 \pi}=\frac{1}{2 \pi\left(R_{1} \| R_{2}\right) C_{2}} \tag{B.16}
\end{equation*}
$$

The design described in Section 9.5 .4 resulted in the following values for the gain and the corner frequencies:

$$
\begin{equation*}
G_{c m} H=3.7(1 / 3)=1.23, f_{\mathrm{z}}=1.7 \mathrm{kHz}, f_{\mathrm{L}}=500 \mathrm{~Hz}, f_{p}=14.5 \mathrm{kHz} \tag{B.17}
\end{equation*}
$$

Eqs. (B.10) and (B.13) to (B.17) can be used to select the circuil parameter values. Let us (somewhat arbitrarily) choose $C_{2}=1$.I $n \mathrm{~F}$. Then, from Eq. (B.14) we have $R_{2}=85 \mathrm{k} \Omega$, and Eq. (B.16) yields $R_{1}=11 \mathrm{k} \Omega$. From Eq. (B.13) we obtain $R_{3}=120 \mathrm{k} \Omega$, and Eq. (B.15) gives $C_{3}=2.7 \mathrm{k} \Omega$. Finally, $R_{4}=47 \mathrm{k} \Omega$ is found from Eq. (B.10). The voltage regulator design can now be tested by simulations of the circuit in Fig. B. 15.

Loop gains can be obtained by simulation using exactly the same techniques described in Section 9.6 for experimental measurement of loop gains [20]. Let us apply the voltage injection technique of Section 9.6.1. An ac voltage source $v_{z}$ is injected between the compensator output and the PWM input. This is a good injection point since the output impedance of the compensator built around the op-amp is small, and the PWM input impedance is very large (infinity in the circuit model of Fig. B.15). With the ac source amplitude set (arbitrarily) to 1 , and no other ac sources in the circuit, ac simulations are performed to find the loop gain as

$$
\begin{equation*}
T(s)=\frac{\hat{v}_{y}}{\hat{v}_{x}}=-\frac{v(6)}{v(7)} \tag{B.18}
\end{equation*}
$$

To perform ac analysis, the simulator first solves for the quiescent (dc) operating point. The circuit is then linearized at this operating point, and small-signal frequency responses are computed for the specified range of signal frequencies. Solving for the quiescent operating point involves numerical solution of a system of nonlinear equations. In some cases, the numerical solution does not converge and the simulation is aborted with an error message. In particular, convergence problems often occur in circuits with feedback, especially when the loop gain at de is very large. This is the case in the circuit of Fig. B.15. To help convergence when the simulator is solving for the quiescent operating point, one can specify approximate or expected values of node voltages using the nodeset line as shown in Fig. B. 15 . In this case, we know by design that the quiescent output voltage is close to $15 \mathrm{~V}(v(3)=15)$, that the negative input of the op-amp is very close to the reference $(v(5)=5)$, and that the quiescent duty cycle is approximately $D=V / V_{g}=0.536$, so that $v(8)=0.536 \mathrm{~V}$. Given these approximate node voltages, the numerical solution converges, and the following quiescent operating points are found by the simulator for two values of the load resistance $R$ :

Fig. B. 16 Loop gain in the buck woltage regulator example.


$$
\begin{align*}
& R=3 \Omega, v(3)=15.2 \mathrm{~V}, v(5)=5.0 \mathrm{~V}, v(7)=2.173 \mathrm{~V}, v(8)=0.543 \mathrm{~V}, D=0.543  \tag{B.19}\\
& R=25 \Omega, v(3)=15.2 \mathrm{~V}, v(5)=5.0 \mathrm{~V}, v(7)=2.033 \mathrm{~V}, v(8)=0.508 \mathrm{~V}, v=0.508 \tag{B.20}
\end{align*}
$$

For the nominal load resistance $R=3 \Omega$, the converter operates in $C C M$, so that $D=V / V V_{g}$. For $R=25 \Omega$, the same de output voltage is obtained for a lower value of the quiescent duty cycle, which means that the converter operates in DCM.

The magnitute and phase responses of the loop gain found for the opetating points given by Eqs. (B.19) and (B.20) are shown in Fig. B.16. For $R=3 \Omega$, the crossover frequency is $f_{c}=5.3 \mathrm{kHz}$, and the phase margin is $\phi_{M}=47^{\circ}$, very close to the values $\left(f_{c}=5 \mathrm{kHz}, \phi_{M}=52^{\circ}\right)$ that we designed for in Section 9.5.4. At light load, for $R=25 \Omega$, the loop gain responses are considerably different because the converter operates in $D C M$. The crossover frequency drops to $f_{c}=390 \mathrm{~Hz}$, while the phase margin is $\phi_{M}=55^{\circ}$.

The magnitude responses of the line-to-output transfer function are shown in Fig. B.17, again for two values of the load resistance, $R=3 \Omega$ and $R=25 \Omega$. The open-loop responses are obtained by braking the feedback loop at node 8 , and setting the de voltage at this node to the quiescent value $D$ of the duty cycle. For $R=3 \Omega$, the open-loop and closed-loop responses can be compared to the theoretical plots showti in Fig. 9.32. At 100 Hz , the closed-loop magnitude response is $0.012 \Rightarrow-38 \mathrm{~dB} . \mathrm{A} 1 \mathrm{~V}$, 100 Hz variation in $v_{g}(t)$ would induce a 12 mV variation in the output voltage $v(t)$. For $R=25 \Omega$, the closed loop magnitude response is $0.02 \Rightarrow-34 \mathrm{~dB}$, which mcans that the $1 \mathrm{~V}, 100 \mathrm{~Hz}$ variation in $v_{g}(t)$ would induce a 20 mV variation in the output voltage. Notice how the regulator performance in terms of rejecting the input voltage disturbance is significantly worse at light load than at the nominal load.

A test of the transient response to a step change in load is shown in Fig. B. 18. The load current is initially equal to 1.5 A , and increases to $i_{L O A D}=5 \mathrm{~A}$ at $t=0.1 \mathrm{~ms}$. When the converter is operated in

Fig. B. 17 Line to output response of the buck voltage regulator.



Fig. B.18 Load transient response of the buck voltage regulator example.
open loop at constant duty cycle, the response is governed by the natural time constants of the converter network. A large undershoot and long lightly-damped oscillations can be observed in the output voltage. With the feedback loop closed, the controller dynamically adjusts the duty cycle $d(t)$ trying to maintain the output voltage constant. The output voltage drops by about 0.2 V , and it returns to the regulated value after a short, well-damped transient.

The voluge regulator example of Fig. B. 15 illustrates how the performance can vary significantly if the regulator is expected to supply a wide range of loads. In practice, further tests would also be performed to account for expected ranges of input voltages, and variations in component parameter walues. Design iterations may be necessary to ensure that performance specifications are met under worst case conditions.


Fig. B. 19 DCM boost rectifier example.

## B.2.3 Example: DCM Boost Rectifier

Converters switching at frequencies much above the ac line frequency can be used to construct near-ideal rectifiers where power is taken from the ac line without generation of line current harmonics. Approaches to construction of low-harmonic rectifiers are discussed in Chapter 18 . One simple solution is based on the boost converter operating in discontinuous conduction mode, as described in Section 18.2.1. When a boost DCM converter operates at a constant switch duty cycle, the input current approximately follows the input voltage. The DCM effective resistance $2 L / d^{2}(t) T_{s}$ is an approximation of the emulated resistance $R_{e}$ of the DCM boost rectifier. Ac line current harmonics are not zero, but the rectifier can still be designed to meet harmonic limits. In this section we consider a DCM boost rectifier example and test its performance by simulation.

An averaged circuit model of the boost DCM rectifier is shown in Fig. B.19. Full-wave rectified $120 \mathrm{Vmms}, 50 \mathrm{~Hz}$ ac line voltage is applied to the inpat of the boost converter. The converter switches are replaced by the CCM-DCMI averaged switch subcircuit. It is desired to regulate the de output voltage at $V=300 \mathrm{~V}$ at output power up to $P_{\text {tut }}=120 \mathrm{~W}$ across the load $R$. The switching frequency is $f_{s}=100 \mathrm{kHz}$. Let us select the inductance $L$ so that the conventer always operates in DCM. From Eq. (18.24), the condition for DCM is:

$$
\begin{equation*}
L<\frac{\left(1-\frac{V_{M}}{V}\right) R_{e}}{2 f_{s}} \tag{B.21}
\end{equation*}
$$

where $R_{e}$ is the emulated resistance of the rectifier and $V_{i}$ is the peak of the ac line voltage. When line


Fig. B. 20 Output voltage and ac line curent in the DCM boost rectifier example.
carent harmonics and losses are neglected, the rectifier emulated resistance $R_{e}$ at the specified load power $P$ is

$$
\begin{equation*}
R_{e}=\frac{V_{M}^{2}}{2 P} \tag{B.22}
\end{equation*}
$$

Given $V_{M}=170 \mathrm{~V}$ and $R_{e}$ found from Eq. (B.22), Eq. (B.21) gives $L<260 \mu \mathrm{H}$. The selected inductance is $L=200 \mu \mathrm{H}$. A low-bandwidth woltage feedback loop is closed around the converter to regulate the de output voltage. The output voltage is sensed and compared to the reference $v_{\text {ref }}$ A PI compensator is constructed around the LM324 op-amp. The output $v_{\text {commor }}$ of the compensator is the input to the pulse-width modulator. By adjusting the switch duty ratio $d$, $v_{\text {courol }}$ adjusts the emulated resistance $R_{e}=2 L / d^{2} T_{s}$ of the rectifier, and thereby controls the power taken from the ac line. In steady state, the input power matches the output power. The dc output voltage $V$ is regulated at the value set by the reference voltage $v_{\text {vef }}$ and the voltage divider composed of $R_{1}$ and $R_{2}$, as follows:

$$
\begin{equation*}
\mathrm{V}=v_{\mathrm{rff}} \frac{R_{\mathrm{I}}+R_{2}}{R_{\mathrm{I}}}=300 \mathrm{~V} \tag{B.23}
\end{equation*}
$$

Modeling of the low-bandwidth voltage regulation loop is discussed in Section 18.4.2.
It is of interest to find ae line current harmonics. First, a long transient simulation is performed to reach steady-state operation. Then, corrent harmonics are computed using Fourier analysis applied to the ac line curtent waveform $i_{a c}(t)$ during one line cycle in steady state. Figure B 20 shows the steadystate ac line cunent and output voltage obtained for $\mathrm{R}=900 \Omega$, i.e., for 100 W of output power. The output voltage has a dc component equal to 300 V , and an ac ripple component at twice the line frequency. The peak-to-peak voltage ripple at twice the line frequency is approximately 8 V , which compares well with the value ( 7 V ) found from Eq. ( 18.91 ). The ac line curtent has noticeable distortion. The spectrum of the ae line current is shown in Fig. B.21. The largest harmonic, the third, has an amplitude of $16.6 \%$ of the fundamental, and the total harmonic distortion is $16.7 \%$,

We can also examine what happens if the rectifier is overloaded. The steady-state ac line current wavefom for the case when the load resistance is $R=500 \Omega$, and the output power is 180 W , is shown in

Fig. B. 21 Spectrum of the ac line cument in the DCM boost rectifier.



Fig. B. 22 Ac line current of the DCM boost rectifier example, when the output is overloaded.

Fig. B.22. The boost converter operates in CCM near the peak of the ac line voltage; this results in current spikes and significant harmonic distortion.

## B. 3 CURRENT PROGRAMMED CONTROL

In the cufrent programed mode (CPM), which is studied in Chapter 12, the transistor switching is controlled so that the peak transistor current follows a control signal. The transistor duty cycle $d(t)$ is not directy controlled, but depends on the CPM control input as well as on other converter voltages and currents. In this scction, large-signal averaged relationships in CPM are written in a form suitable for implementation as a subcircuit for simulation.

## B.3.1 Current Programmed Mode Model for Simulation

Typical inductor current and volage waveforms of CPM converters operating in continuous conduction mode or in discontinuous conduction mode are shown in Fig. B.23. Signal $i_{c}(t)$ is the CPM control input. An antificial ramp having slope - $m_{a}$ is added to the control input. In the first subinterval,


Fig. B. 23 Curtent programmed mode waveforms: (a) continuous conduction mode; (b) discontinuous conduction mode.
when the transistor is on, the inductor curent increases with slope $m_{1}$ given by:

$$
\begin{equation*}
m_{1}=\frac{\left\langle v_{1}(t)_{T_{x}}\right.}{L} \tag{B.24}
\end{equation*}
$$

It is assumed that woltage ripples are small so that the voltage $v_{1}(t)$ across the inductor is approximately equal to the averaged value $\left\langle v_{1}(t)\right\rangle_{t_{s}}$. The length of the first subinterval is $d(t) T_{s}$. The transistor is turned off when the inductor current reaches the peak value $i_{p k}$ equal to:

$$
\begin{equation*}
i_{p k}=i_{\mathrm{r}}-m_{d} d T_{s} \tag{B.25}
\end{equation*}
$$

In the second subinterval, when the transistor is off and the diode is on, the inductor current decreases with a negative slope - $m_{2}$. With the assumption the voltage ripples are small, the slope $m_{2}$ is given by:

$$
\begin{equation*}
m_{2}=\frac{\left\langle v_{2}(t)\right\rangle_{T_{g}}}{L} \tag{B.26}
\end{equation*}
$$

The lenglh of the second subinterval is $d_{2}(t) T_{s}$. In CCM, the second subinterval lasts until the end of the switching cycle. Therefore:

$$
\begin{equation*}
d_{2}=1-d \tag{B.27}
\end{equation*}
$$

In DCM , the current drops to zero before the end of the switching period. The length of the second subinterval can be computed from:


Fig. B. 24 Current programmed mode (CPM) subcircuit.

$$
\begin{equation*}
d_{2}=\frac{i_{i p^{k}}}{m_{2} T_{s}} \tag{B.28}
\end{equation*}
$$

If the converter operates in $\mathrm{DCM}, d_{2}$ computed from Eq . (B. 28 ) is smaller that $\mathbf{1}-d$. If the converter operates in CCM, $1-d$ is smaller than $d_{2}$ computed from Eq. (B.28). In general, the length of the second subinterval can be found as the smalier of the two values computed using Eqs. (B.27) and (B.28).

The average inductor current can be found by computing the area under the inductor current waveform in Fig. B. 23 :

$$
\begin{equation*}
\left\langle i_{L}(t)\right\rangle_{T_{s}}=a\left(i_{p k}-\frac{m_{1} d T_{s}}{2}\right)+d_{2}\left(i_{p k}-\frac{m_{2} d_{2} T_{s}}{2}\right) \tag{B.29}
\end{equation*}
$$

The relationship given by Eq. (B.29) is valid for both CCM and DCM provided that the second subinterval length is computed as the smaller of the values obtained from Egs. (B.27) and (B.28).

Based on Eqs. (B.24) to (B.29), an averaged CPM subcircuit model is constructed in the form shown in Fig. B.24. The inputs to the CPM subcircuit are the control input $\left\langle v_{c}(f)\right\rangle_{J_{s}}=R_{f}\left\langle i_{c}\langle t\rangle\right\rangle_{T_{s}}$, the measured inductor current $R_{f}\left\langle i_{L}(t)\right\rangle_{T_{s},}$ and the inductor voltages $\left\langle v_{1}(t)\right\rangle_{T_{s}}$ and $\left\langle v_{2}(t)\right\rangle_{T_{s}}$ of the two subintervals. The output of the sabcircuit is the switch duty cycle $d$. The parameters of the CPM subcircuit are the equivalent current-sense resistance $R_{f}$, the inductance $L$, the switching frequency $f_{s}=1 / T_{s}$, and the amplitude $V_{a}$ of the artificial ramp:

$$
\begin{equation*}
V_{\mathrm{a}}=m_{q} T_{s} R_{f} \tag{B.30}
\end{equation*}
$$

In the subcircuit implementation, the length of the second subinterval is computed as the smaller of the values given by Eqs. (B.27) and (B.28):

$$
\begin{equation*}
d_{2}=\operatorname{MiN}\left(1-d_{1} \frac{i_{p k}}{m_{2} T_{s}}\right) \tag{B.31}
\end{equation*}
$$

Next, the switch dury cycle is found by solving Eq. (B.29). There are many different ways the switch duty cycle can be expressed in terms of other quantities. Although mathematically equivalent to Eq. (B.29), these different forms of solving for $d$ tesult in different convergence performance of the numerical solver in the simulator. In the CPM subcircuit available in the switch.lib iibrary, the duty cycle is found from:


Fig. B. 25 CPM buck converter example.

$$
\begin{equation*}
d=\frac{2 i_{s}\left(d+d_{2}\right)-2\left(i_{d}(t)\right)_{T_{s}}-m_{d} d d_{2}^{2} T_{s}}{2 m_{a}\left(d+d_{2}\right) T_{s}+m_{d} d T_{s}} \tag{B.32}
\end{equation*}
$$

which is obtained by inserting Eq. (B.25) into Eq. (B.29). This implicit expression (notice that $d$ is on both sides of the equation) is used by the numerical solver in the simulator to compute the switch duty cycled.

## B.3.2 Example: Frequency Responses of a Buck Converter with Current Programmed Control

To illustrate an application of the CPM subcircuit, let us consider the example buck converter circuit model of Fig. B.25. To construct this averaged circuit model, the switches are replaced by the CCMDCMI averaged switch subcircuit. The control input to the CPM subcircuit is the independent voltage source $v_{c}$. Three dependent voltage sources are used to generate other inputs to the CPM subcircuit. The controlled voltage source $E_{i}$ is proportional to the inductor current $i_{L}$. The controlled voltage source $E_{1}$ is equal to $v(1)-v(3)$, which is equal to the voltage $\left\langle v_{1}(t)\right\rangle_{T}$ applied across the inductor during the first subinterval when the transistor is on and the diode is off. The controlled voltage source $E_{2}$ is equal to $v(3)$, which is equal to the voltage $\left\langle v_{2}(t)\right\rangle_{T_{y}}$ applied across the inductor during the second subinterval when the transistor is off and the diode is on.

Ac simulations are performed at the quiescent operating point obtained for the dc value of the


Fig. B. 26 Comparison of CPM control with duty-cycle control, for the controt-to-output trequency response of the buck converter example.
control input equal to $V_{t}=1.4$ V. At the quiescent operatiug point, the switch duty cycle is $D=0.676$, the dc output voltage is $V=8.1 \mathrm{~V}$, and the de component of the inductor current is $I_{L}=0.81 \mathrm{~A}$. The converter operates in CCM.

Magaitude and phase responses of the control-to-output transfer functions $G_{v c}(s)=W / \sigma_{c}$ and $G_{v i}(s)=\hat{W} \hat{d}$ are shown in Fig. B.26. The duty-cycle to output voltage transfer function $G_{v i f}(s)$ exhibits the familiar second-order high-Q response. Peaking in the magnitude response and a steep change in phase from $0^{\circ}$ to $180^{\circ}$ occur around the center frequency of the pair of complex-conjugate poles. In contrast, the CPM control-to-output response has a dominant low-frequency pole. The phase lag is around $-90^{\circ}$ in a wide range of frequencies. A high frequency pole contributes to additional phase lag at higher frequencies. The frequency responses of Fig. B. 26 illustrate an advantage of CPM control over duty-cycle control. Because of the control-to-output freguency response dominated by the single low-frequency pole, it can be much easier to close a wide-bandwidth outer voltage feedback loop around the CPM controlled power converter than around a converter where the duty cycle is the control input.

Another advantage of CPM control is in rejection of input voltage disturbances. Line-to-output frequency responses for duty-cycle control and CPM control in the buck example are compared in Fig. B.27. At practicatly all frequencies of interest, CPM control offers more than 30 dB better attenuation of input voltage disturbances.

It is also interesting to compare the output impedance of the converter with duty-cycle control versus CPM control. The results are shown in Fig. B.28. At low frequencies, duty-cycle controlled converter has very low outpat impedance detemaned by swith and inductor resistances. As the freguency goes up, the output impedance increases as the impedance of the inductor increases. At the resonant frequency of the output $L C$ filter, significant peaking in the output impedance of the duty-cycle controlled converter can be observed. At higher frequencies, the output impedance is dominated by the impedance of the filter capacitor, which decreases with frequency. In the CPM controlled converter, the low-frequency impedance is high. It is equal to the parallel combination of the load resistance and the CPM out-


Fig. B. 27 Comparison of CPM control with duty-cycle control, for the line-to-output frequency response of the buck converter example.


Fig. B. 28 Comparison of CPM control with duty-cycle control, for the output impedance of the buck converter example.
put resistance. Because of the lossless damping introduced by CPM control, the series inductor does not affect the output impedance. As the frequency goes up, the output impedance becomes dominated by the output filter capacitor and it decreases with frequency. At high frequencies the output impedances of the duty-cycle and CPM controlled converters have the same asymplotes.

## References

[1] R. J. Dirkman, "The Simulation of Gencral Circuits Containing Ideal Switches," IEEE Power Electronics Specialists Conference, 1987 Record, pp. 185-194.
[2] C. M. Hsiao, R. B. Ridley, H. Naltohand F. C. Lee, "Citcuit-Oriented Discrete-Time Modeling and Simulation of Switching Converters, IEEE Fower Electronics Specialists Conference, 1987 record, pp. 167 176.
[3] R. C. Wong, H. A. Owen, T. G. Wilson, "An Efficient Algorithm for the Time-Domain Simulation of Regulated Energy-Storage DC-to-DC Converters," IEEE Transactions on Power Electronics, Vol. 2. No. 2, April 1987, pp. 154-168.
[4] A. M. Luclano and A. G. M. Strollo, "A Fast Time-Domain Algorithm for Simulation of Switching Power Converters," IEEE Transactions on Power Electronics, Vol. 2, No. 3, July 1990, pp. 363-370.
[5] D. Bedrosian and J. YLaCh, "Time-Domain Analysis of Networks with Internally Controlled Switches," IEEE Tronsactions on Circuits and Systems-I: Fundamental Theory and Applicotions, Vol. 39, No.3, March 1992. pp. 199.212.
[6] P. Pejović and D. Maksimović "A New Algorithm for Simulation of Power Electronic Systems Using Piecewise-Linear Dewice Models," IEEE Transactions on Power Electronics, Vol. 10, No. 3, May 1995, pp. 340-348.
[7] Predrag Pelović, "A Method for Simulation of Power Electronic Systems Using Piecewise-Linear Device Models," Ph.D. thesis, University of Colorado, Boulder, April 1995.
[8] D. LI, R. TYMERSKI, T. NiNOMIYA, "PECS-An Efficacious Solution for Simulating Switched Networks with Nonlinear Elements," IEEE Power Etectronics Speciaists Conference, 2000 Record, pp. 274-279, June 2000.
[9] V. Bello, "Computer Aided Analysis of Switching Regulators Using SPICE2," IEEE Power Elecironics Specialists Conference, 1980 Record, pp. 3-II.
[10] V. Bello, "Using the SPICE2 CAD Package for Easy Simulation of Switching Regulators in Both Contiuluous and Discontinuous Conduction Modes," Proceedings of the Eighth National Solid-State Power Conversion Conference (Powercon 8), April 1981.
[11] V. Bello, "Using the SPICE2 CAD Package to Sitmulate and Design the Current Mode Converter," Proceedings of the Eleventh National Solid-State Power Conversion Conference (Powercon 11), April 1984.
[12] D. Kimhi, S. Ben-YaAKov, "A SPICE Model for Curent Mode PWM Converters Operating Under Con" tinuous Inductor Curreut Conditions," IEEE Transactions on Power Electronics, Vol. 6, No. 2, April 1991, pp. 281-286.
[13] Y. Amran, F. Hulehel. S. Ben-Yaakov, "A Unified SPICE Compatible Average Model of PWM Converters." IEEE Transactions on Power Electronics, Vol. 6, No. 4, October 1991, pp. 585-594.
[14] S. Ben-Yabkov, Z. Gaaton, "Generic SPICE Compatible Model of Current Feedback in Switch Mode Converters, Electronics Letters, Vol. 28, No. 14, 2nd July 1992.
[15] S. Ben-Yaakov, "Average Simulation of PWM Converters by Direct Implementation of Behavioral Rela-
tionships," IEEE Applied Power Electrontics Conference, 1993 Record, pp. 510-516, February 1993.
[16] S. Ben-Yaakov, D. ADAR, "Average Models as Tools for Studying Dynamics of Switch Mode DC-DC converters," LEEE Power Electronics Speciaists Conference, 1994 Record, pp. 1369-1376.
[17] V. M. Canalli, J. A. Cobos, J. A. Oliver, S. Uceda, "Behavioral Large Signal Averaged Model for DCl DC Switching Power Converters," IEEE Power Electronics Specialists Conference, 1996 Record, pp. 1675-1681.
[18] N. JAyaram, D. Maksimović, "Power Factor Correctors Based on Coupled-Inductor SEPIC and Ćuk Converters with Nonlinear- Carrier Control," IEEE Apphied Power Electronics Conference, 1998 Record, pp. 468-474, February 1998.
[19] J. Keown, OrCAD PSpice and Circiut Analysis, Fourth Edition, Englewood Cliffs: Prentice Hall, 2000.
[20] P. W. Tuinenga, SPICE: A Guide to Circait Simulation and Anatyis Using PSpice, Third Edition, Englewool Cliffs: Prentice Hall, 1995.
[21] V. Vorperian, "Simplified Analysis of PWM Comerters Using the Model of the PWM Switch: Parts I and II," IEEE Transtictions on Aerospace and Electronic Systems, Vol. AES-26, pp, 490-505, May 1990.
[22] S. Freeland and R. D. Middlebrook, "A. Unified Analysis of Converters with Resonant Switches," IEEE Power Electronics Specialists Conference, 1987 Record, pp. $20-30$.
[23] Arthur Witulski and Robert Erickson, "Extension of State-Space Averaging to Resonant Switches —and Beyond," IEEE Transactions on Power Electronics, Vol. 5, No. 1. pp. 98-109, January 1990.
[24] D. MAKSImović and S. Cuk, "A Unifted Analysis of PWM Converters in Discontinuous Modes," IEEE Transactions on Power Electronics, Vol. 6, No. 3, pp. 476-490, July 1991.

## Appendix C Middlebrook's Extra Element Theorem

The Extra Element Theorem of R. D. Middlebrook [1-3] shows how a transfer function is changed by the addition of an impedance to the network. The theorem allows one to determine the effects of this extra element on any transfer function of interest, without solving the system all over again. The Extra Element Theorem is a powerful technique of design-oriented analysis. It leads to impedance inequalities which guarantee that an element does not substantially alter a transfer function. The Extra Element Theorem is employed in Chapter 10, where it leads to a relatively simple methodology for designing input filters that do not degrade the loop gains of switching regulators. It is also employed in Section 19.4, to determine how the load resistance affects the properties of a resonant inverter. In this appendix, Middlebrook's Extra Element Theorem is derived, based on the principle of superposition. Its application is illustrated via examples.

## C. 1 BASIC RESULT

Consider the linear circuil of Fig. C.I(a). This network contains an input $v_{\text {in }}(s)$ and an output $v_{\text {out }}(s)$. In addition, it contains a port whose terminals are open-circuited. It is assumed that the transfer function from $v_{i n}(s)$ to $v_{u m}(s)$ is known, and is given by

$$
\begin{equation*}
\frac{z_{o u v}(s)}{y_{i b}(s)}=\left.G(s)\right|_{z(s) \rightarrow \infty} \tag{Cl}
\end{equation*}
$$

The Extra Element Theorem tells us how the transfer function $G(s)$ is modified when an impedance $Z(s)$ is connecled between the terminals at the port, as in Fig. C.1(b). The result is


Fig. C. 1 How an added element changes a transfer function $G(s)$ : (a) original conditions, before addition of the new element: (b) addition of element having impedance $Z(\mathrm{o})$.


Fig. C. 2 The dual form of the Extra Element Theorem, in which the extra element replaces a short circuit: (a) original conditions, (b) addition of element having impedance $Z(s)$.

$$
\begin{equation*}
\frac{v_{c u s s}(s)}{v_{i r}(s)}=\left(\left.G(s)\right|_{Z(s) \rightarrow \infty)}\right)\left(\frac{1+\frac{Z_{N}(s)}{Z(s)}}{1+\frac{Z_{D}(s)}{Z(s)}}\right) \tag{C.2}
\end{equation*}
$$

The right-hand side terms involving $Z(s)$ account for the influence of $Z(s)$ on $G(s)$, and are known as the correction factor.

The Extra Element Theorem also applies to the dual form illustrated in Fig. C.2. In this form, the transfer function is initially known under the conditions that the port is short-circuited. In Fig. C.2(b), the short-circuit is replaced by the impedance $\mathcal{Z}(s)$. In this case, the addition of the impedance $\mathrm{Z}(s)$ causes the transfer function to become

$$
\begin{equation*}
\frac{v_{\text {ow }}(s)}{v_{i n}(s)}=\left(\left.G(s)\right|_{Z(s) \rightarrow 0}\right)\left(\frac{1+\frac{Z(s)}{Z_{s}(s)}}{1+\frac{Z(s)}{Z_{D}(s)}}\right) \tag{C.3}
\end{equation*}
$$

(a)

(b)


Fig. C. 3 Determination of the quantities $Z_{M}(s)$ and $Z_{D}(s)$ : (a) $Z_{D}(s)$ is the Thevenin-equivalent impedance at the port, and is measured with the input $\nu_{\text {in }}(s)$ set to zero; (b) $Z_{N}(s)$ is the impedance seen at the port under the condition that the output is nulled.

The $Z_{N}(s)$ and $Z_{D}(s)$ tems in Eqs. (C.2) and (C.3) are identical. By equating the $G(s)$ expressions of Eqs. (C.2) and (C.3), one can show that

$$
\begin{equation*}
\frac{\left.G(s)\right|_{Z(s) \rightarrow \infty}}{\left.G(s)\right|_{Z(s) \rightarrow 0}}=\frac{Z_{\mathrm{D}}(s)}{Z_{\mathrm{N}}(s)} \tag{C.4}
\end{equation*}
$$

This is known as the reciprocity relationship.
The quantilies $Z_{N}(s)$ and $Z_{D}(s)$ can be found by measuring impedances at the port. The term $Z_{D}(s)$ is the Thevenin equivalent impedance seen looking into the port, also known as the driving-point impedance. As illustrated in Fig. C.3(a), this impedance is found by setting the independent source $v_{i n}(s)$ to zero, and then measuring the impedance between the terminals of the port:

$$
\begin{equation*}
Z_{D}(s)=\left.\frac{V(s)}{i(s)}\right|_{\nu_{i v}(s)=0} \tag{C5}
\end{equation*}
$$

Thus, $Z_{D}(s)$ is the impedance between the port terminals when the input $v_{i n}(s)$ is set to zero.
Determination of the impedance $Z_{S}(s)$ is illustrated in Fig. C. 3 (b). The term $Z_{N}(s)$ is found under the conditions that the output $v_{\text {out }}(s)$ is nulled to zero. A curtent source $i(s)$ is connected to the terminals of the port. In the presence of the input signal $v_{i n}(s)$, the current $i(s)$ is adjusted so that the output $v_{\text {owe }}(s)$ is rulled to zero. Under these conditions, the quantity $Z_{p}(s)$ is given by

$$
\begin{equation*}
Z_{n}(s)=\left.\frac{v(s)}{i(s)}\right|_{v, \text { put }(s) \rightarrow 0} \tag{C6}
\end{equation*}
$$

Note that mulling the output is not the same as shorting the output. If one simply shorted the output, then a current would flow through the short, which would induce voltage drops and currents in other elements of the network. These voltage drops and currents are not present when the output is nulled. The null condition of Fig. C.3(b) does not employ any connections to the output of the circuit. Rather, the null condition employs the adjustment of the independent sources $v_{i n}(s)$ and $i(s)$ in a special way that causes the output $v_{\text {ouf }}(s)$ to be zero. By superposition, $v_{\text {ous }}(s)$ can be expressed as a linear combination of $v_{\text {in }}(s)$ and $i(s)$; therefore, for a given $v_{i n}(s)$, it is always possible to choose an $i(s)$ that will cause $v_{\text {ous }}(s)$ to be zero. Under these null conditions, $Z_{M}(s)$ is measured as the ratio of $v(s)$ to $i(s)$. in practice, the circuit analysis to find $Z_{M}(s)$ is simpler than analysis of $Z_{D}(s)$, because the null condition causes many of the signals within the circuit to be zero. Several examples are given in Section C.4.

The input and output quantities need not be voltages, but could also be currents or other signals that can be set or nulled to zero. The next section contains a derivation of the Extra Element Theotem with a general input $u(s)$ and output $y(s)$.

## C. 2 DERIVATION

Figure C. 4 (a) illustrates a general linear system having an input $u(s)$ and an output $y(s)$. In addition, the system contains an electrical port having voltage $v(s)$ and current $i(s)$, with the polarities illustrated. Injtially, the port is open-circuited: $i(s)=0$. The transfer function of this system, with the port open-circuited, is

$$
\begin{equation*}
G_{c, d}(s)=\left.\frac{y(s)}{d(s)}\right|_{i(s)=0} \tag{C.7}
\end{equation*}
$$

The objective of the extra element theorem is to determine the new transfer function $G(s)$ that is oblained when an impedance $Z(s)$ is connected to the port:

$$
G(s)=\frac{y(s)}{u(s)}
$$

The situation is illustrated in Fig. C.4(b). It can be seen that the conditions at the port are now given by


Fig. C. 4 Modification of a linear network by addition of an extra elentent: (a) original system, (b) modified system, with impedance $Z(s)$ connected at an electrical port.

Fig. C. 5 Current injection at the electrical port, by addition of independent current source $i(s)$.


$$
\begin{equation*}
D(s)=-i(s) Z(s) \tag{C.9}
\end{equation*}
$$

To express the new transfer function $G(s)$ in Eq. (C.8) in terms of the original transfer function $G_{o l d}(s)$ of Eq. (C.7), we use current injection at the port, as illustrated in Fig. C.5. There are now two independent iuputs: the input $u(s)$ and the independent current source $i(s)$. The dependent quantities $y(s)$ and $v(s)$ can be expressed as functions of these independent inputs using the principle of superposition:

$$
\begin{align*}
& M(s)=G_{\text {wid }}(s) \mu(s)+G_{i}(s) d(s)  \tag{C.10}\\
& v(s)=G_{v}(s) u(s)+Z_{d}(s)(s) \tag{C.JI}
\end{align*}
$$

where

$$
\begin{align*}
& G_{o d}(s)=\left.\frac{y(s)}{u(s)}\right|_{i(s)=0}  \tag{C,12}\\
& G_{i}(s)=\left.\frac{y(s)}{i(s)}\right|_{u(s)=0}  \tag{C.13}\\
& Z_{d}(s)=\left.\frac{w(s)}{i(s)}\right|_{w(s)=0}  \tag{C.14}\\
& G_{v}(s)=\left.\frac{w(s)}{u(s)}\right|_{i(s)=0} \tag{C.15}
\end{align*}
$$

are the transfer functions from the independent inputs to the respective dependent quantities $y(s)$ and $v(s)$.

The transfer function $G(s)$ can be found by elimination of $v(s)$ and $n(s)$ from the system of equations (C.9) to (C.11), and solution for $y(s)$ as a function of $u(s)$. The result is

$$
\begin{equation*}
G(s)=\frac{y(s)}{a(s)}=G_{v}(s)-\frac{G_{0}(s) G_{i}(s)}{Z(s)+Z_{D}(s)} \tag{C.16}
\end{equation*}
$$

This intermediate result expresses the new transfer function $G(s)$ as a function of the original transfer function $G_{o d}(s)$ and the extra element $Z(s)$, as well as the quantities $Z_{D}(s), G_{v}(s)$, and $G_{i}(s)$.

Equation (C.14) gives a direct way to find the quantity $Z_{D}(s) . Z_{D}(s)$ is the driving-point impedance at the port, when the input $u(s)$ is set to zero. This quantity can be found either by conventional circuit analysis or simulation, or by laboratory measurement.

Although $G_{v}(s)$ and $G_{i}(s)$ could also be determined from the definitions (C.13) and (C.15), it is preferable to eliminate these quantities, and instead express $G(s)$ as a function of the impedances at the given port. This can be accomplished via the following thought experiment. In the presence of the input $u(s)$, we adjust the independent current source $i(s)$ in the special way that causes the output $y(s)$ to be nulled to zero. The impedance $Z_{N}(s)$ is defined as the ratio of $v(s)$ to $i(s)$ under these null conditions:

$$
\begin{equation*}
Z_{N}(s)=\left.\frac{v(s)}{i(s)}\right|_{y(s) \text { \#uit }} \tag{C.17}
\end{equation*}
$$

The value of $i(s)$ that achieves the null condition $y(s) \underset{\text { null }}{\longrightarrow} 0$ can be found by setting $y(s)=0$ in Eq. (C.10), as follows:

$$
\begin{equation*}
\left[G_{o d d}(s) u(s)+G_{i}(s) i(s)\right]_{\text {nul }} 0 \tag{C.18}
\end{equation*}
$$

Hence, the output $y(s)$ is nulled when the inputs $u(s)$ and $i(s)$ are related as follows:

$$
\begin{equation*}
\left.u(s)\right|_{y(s) \rightarrow 0}=-\left.\frac{G_{\text {mall }}(s)}{G_{\text {old }}(s)} i(s)\right|_{y(s) \rightarrow 0} \tag{C,19}
\end{equation*}
$$

Under this null condition, the voltage $v(s)$ is given by

$$
\begin{align*}
\left.v(s)\right|_{y(s) \rightarrow 0} & =\left.G_{v}(s) u(s)\right|_{y(s) \rightarrow 0}+\left.Z_{D}(s) i(s)\right|_{v(s)} 0 \\
& =\left(-\frac{G_{v}(s) G_{i}(s)}{G_{o v i t}(s)}+Z_{D}(s)\right)|(s)|_{y(s) \rightarrow 0} 0 \tag{C.20}
\end{align*}
$$

which follows from Eqs ( C .11 ) and (C.19). Substitution of Eq. (C.17) into Eq. (C.20) yields

Hence,

$$
\begin{equation*}
Z_{s}(s)=Z_{D}(s)-\frac{G_{v}(s) G_{( }(s)}{G_{s i d}(s)} \tag{C.22}
\end{equation*}
$$

Solution for the quantity $G_{v}(s) G_{i}(s)$ yields

$$
\begin{equation*}
G_{v}(s) G_{\mathrm{L}}(s)=\left(Z_{D}(s)-Z_{n}(s)\right) G_{o l d}(s) \tag{C,23}
\end{equation*}
$$

Thus, the unknown quantities $G_{v}(s)$ and $G_{i}(s)$ can be related to $Z_{N}(s)$ and $Z_{D}(s)$, which are properties of the port at which the new impedance $Z(s)$ will be connected, and to the original transfer function $G_{\text {otd }}(s)$.

The final step is to substitute Eq. (C.23) into Eq. (C.16), leading to

$$
\begin{equation*}
G(s)=G_{N d}(s)-\frac{Z_{D}(s)-Z_{M}(s)}{Z(s)+Z_{D}(s)} G_{o u}(s) \tag{0.24}
\end{equation*}
$$

This expression can be simplified as follows:

$$
\begin{equation*}
G(s)=G_{o l d}(s) \frac{1+\frac{Z_{N}(s)}{Z^{(s)}}}{1+\frac{Z_{D}(s)}{Z(s)}} \tag{C.25}
\end{equation*}
$$

or,

$$
\begin{equation*}
G(s)=\left(\left.G(s)\right|_{\left.Z_{Z \rightarrow-\infty}\right)}\right)\left(\frac{1+\frac{Z_{M}(s)}{Z(s)}}{1+\frac{Z_{D}(s)}{Z(s)}}\right) \tag{C,26}
\end{equation*}
$$

This is the desired result. It states how the transfer function $G(s)$ is modified by addition of the extra element $Z(s)$. The right-most term in $\mathrm{Eq} .(\mathrm{C} .26)$ is called the correction factor; this term gives a quantitative measure of the change in $G(s)$ arising from the introduction of $Z(s)$.

Derivation of the dual result, Eq. (C.3), follows similar steps.

## C. 3 DISCUSSION

The general form of the extra element theorem makes it useful for designing a system such that unwanted circuit elements do not degrade the desirable system performance already obtained. For example, suppose that we aiready know some transfer function or similar quantity $G(s)$, under simplifed or ideal conditions, and have designed the system such that this quantity meets specifications. We can then use the extra element theorem to answer the following questions:

What is the effect of a parasitic element $Z(s)$ that was not included in the original analysis?
What happens if we later decide to add some additional components having impedance $Z(s)$ to the system?
Can we establish some conditions on $Z(s)$ that ensure that $G(s)$ is not substantially changed'?
A common application of the extra element theorem is the determination of conditions on the extra element that guarantee that the transfer function $G(s)$ is not significantly altered. According to Egs: (C.2) and (C.26), this will oceur when the correction factor is approximately equal to unity. The conditions are:

$$
\begin{align*}
& |Z(j \omega)| \geqslant\left\|Z_{N}(j \omega)\right\|  \tag{C.27}\\
& |Z(j \omega)| \geqslant\left\|Z_{D}(j \omega)\right\|
\end{align*}
$$

This gives a formal way to show when an impedance can be ignored: one can plot the impedances $\left\|Z_{N}(j \omega)\right\|$ and $\| Z_{D}(j(u) \|$, and compare the results with a plot of $\|Z(j \omega)\|$. The impedance $Z(s)$ can be ignored over the range of frequencies where the inequalities (C.27) are satisfied.

For the dual case in which the new impedance is inserted where there was previously a short circuit, Eq. (C.3), the inequalities are reversed:

$$
\begin{align*}
& |z(j \omega)| \leqslant\left|z_{M}(j \omega)\right|  \tag{C.28}\\
& |z(j \omega)| \leqslant \| z_{D}(j \omega) \mid
\end{align*}
$$

This equation shows how to limit the magnitude $\|Z(j \omega)\|$, to avoid significantly changing the transfer function $G(s)$.

For quantitative design, Eqs, (C.27) and (C.28) raise an additional question: By what factor should || $Z(j \omega) \|$ exceed (or be less than) || $Z_{N}(j \omega)| |$ and $\left\|Z_{D}(j \omega)\right\|$, in order for the inequalities of Eq. (C.27) or (C.28) to be well satisfied? This question can be answered by plotting the magnitudes and phases of the correction factor terms, as a function of the magnitudes and phases of $\left(Z / Z_{p}\right)$ and $\left(Z / Z_{D}\right)$.

Figure $C .6$ shows contours of constant $\left\|1+Z I Z_{N}\right\|$, as a function of the magnitude and phase of $Z / Z_{i \psi^{*}}$ Figure $C .7$ shows similar contours of constant $\angle\left(1+Z / Z_{N}\right)$. It can be seen that, when $\| Z / Z_{N}| |$ is less than -20 dB , then the maximum deviation caused by the numerator $\left(1+Z / Z_{N}\right)$ term is less than $\pm 1 \mathrm{~dB}$ in magnitude, and less than $\pm 7^{\circ}$ in phase. For || $Z / Z_{N} \|$ less than -10 dB , the maximum deviation caused by the numerator ( $1+Z / Z_{N}$ ) term is less than $\pm 3.5 \mathrm{~dB}$ in magnitude, and less than $\pm 20^{\circ}$ in phase.

Figures C. 8 and $C .9$ contain contours of constant $\left\|1 /\left(1+Z / Z_{D}\right)\right\|$ and $\angle 1 /\left(1+Z / Z_{D}\right)$, respectively, as a function of the magnitude and phase of $Z / Z_{D}$. These plots contain minus signs because the terms appear in the denominator of the correction factor; orherwise, they are identical to Figs. C. 6 and C.7. Again, for $\left\|Z / Z_{D}\right\|$ less than -20 dB , the maximum deviation caused by the denominator ( $1+Z / Z_{D}$ ) term is less than $\pm 1 \mathrm{~dB}$ in magnitude, and less than $\pm 7^{\circ}$ in phase. For $\| Z Z_{D}$ If less than -10 dB , the maximum deviation caused by the denominator $\left(1+Z / Z_{D}\right)$ term is less than $\pm 3.5 \mathrm{~dB}$ in magnitude, and less than $\pm 20^{\circ}$ in phase.

## C. 4 EXAMPLES

## C.4.1 A Simple Transfer Function

The first example illustrates how the Extra Element Theorem can be used to find a transfer function essentially by inspection. We are given the circuit illustrated in Fig. C. 10. It is desired to solve for the transfer function

$$
\begin{equation*}
G(s)=\frac{v_{2}(s)}{v_{1}(s)} \tag{C.29}
\end{equation*}
$$

and to express this transfer function in factored pole-zero form. One way to do this is to employ the Extra Element Theorem, treating the capacitor $C$ as an "extra" element. As illustrated in Fig. C.11, the electrical port is taken to be at the location of the capacitor, and the "original conditions" are taken to be the case when the capacitor impedance is infinite, i.e., an open circuit. Under these original conditions, the transfer function is given by the voitage divider composed of resistors $R_{1}, R_{3}$, and $R_{4}$. Hence, $G(s)$ can be expressed as

$$
\begin{equation*}
\frac{v_{2}(s)}{v_{1}(s)}=G(s)=\left(\frac{R_{4}}{R_{1}+R_{3}+R_{4}}\right) \frac{\left(1+\frac{Z_{H}}{Z}\right)}{\left(1+\frac{Z_{g}}{Z}\right)} \tag{C.30}
\end{equation*}
$$



Fig. C. 6 Contours of constant i| $1+Z / Z_{N} \|$, as a function of the magnitude and phase of $Z / Z_{N}$.


Fig. C. 7 Contours of constant $\angle\left(1+Z I Z_{N}\right)$, as a function of the magnitude and phase of $Z I Z_{N}$.


Fig. C. 8 Contours of constant $\left\|1 /\left(1+Z / Z_{D}\right)\right\|$, as a function of the magnitude and phase of $Z / Z_{D}$


Fig. C. 9 Contours of constant $\angle 1 /\left(1+Z / Z_{D}\right)$, as a function of the magnitude and phase of $Z / Z_{D}$.


Fig. C. 10 R-C circuit example of Section C.4.1.
where $Z(s)$ is the capacitor impedance $1 / s C$.
The impedance $Z_{D}(s)$ is the Thevenin equivalent impedance seen at the port where the capacitor is connected. As illustrated in Fig. C.12(a), this impedance is found by setting the independent source $v_{1}(s)$ to zero, and then determining the impedance between the port terminals. The result is:

$$
\begin{equation*}
Z_{b}=R_{2}+R_{l} \|\left(R_{3}+R_{4}\right) \tag{C.31}
\end{equation*}
$$

Figure C.12(b) illustrates determination of the impedance $Z_{N}(s)$. A current source $i(s)$ is connected to the port, in piace of the capacitor. In the presence of the input $v_{1}(s)$, the current source $i(s)$ is adjusted so that the ourput $\nu_{2}(s)$ is nulled. Under these null conditions, the impedance $Z_{M}(s)$ is found as the ratio of $v(s)$ to $i(s)$.

It is easiest to find $Z_{N}(s)$ by first determining the effect of the null condition on the signals in the circuit. Since $v_{2}$ is nulled to zero, there is no curent through the resistor $R_{4}$. Since $R_{3}$ is connected in series with $R_{4}$, there is also no current through $R_{3}$, and hence no voltage across $R_{3}$. Therefore, the voltage $v_{3}$ in Fig. C.12(b) is equal to $v_{2}$, i.e.,

$$
\begin{equation*}
v_{3}=v_{2} \rightarrow \rightarrow_{\text {nuII }}^{0} \tag{C.32}
\end{equation*}
$$

Therefore, the voltage $v$ is given by $i R_{2}$. The impedance $Z_{N}$ is

Fig. C. 11 Manipulation of the circuit of Fig. C. 10 into the fom of Fig. C.1.



$$
\begin{equation*}
Z_{\mathrm{s}}(s)=\left.\frac{v(s)}{i(s)}\right|_{r_{2}-1.0}=R_{2} \tag{C,33}
\end{equation*}
$$

Fig. C. 12 Measurement of the quantities $Z_{W}(s)$ and $Z_{D}(s)$ : (a) determination of $Z_{p}(s)$, (b) determination of $Z_{\mathrm{N}}(s)$.

Note that, in general, the independent sources $v_{1}$ and $i$ are nonzero during the $Z_{N}$ measurement. For this example, the null condition implies that the cument $i(s)$ flows entirely through the path composed of $R_{2}$, $R_{1}$, and $v_{1}$.

The transfer function $G(s)$ is found by substitution of Eqs. (C.31) and (C.33) into Eq. (C.30):

$$
\begin{equation*}
G(s)=\left(\frac{R_{4}}{\bar{R}_{1}+\bar{R}_{3}+R_{4}}-\left(\frac{\left(1+s C R_{2}\right)}{\left(1+s C\left[R_{2}+R_{\mathrm{t}} \|\left(R_{3}+R_{4}\right)\right]\right.}\right)\right. \tag{C.34}
\end{equation*}
$$

For this example, the result is obtained in standard normalized pole-zero form, because the capactor is the only dynamic element in the circuit, and because the "original conditions," in which the capactor impedance tends to an open circuit, coincide with do conditions in the circuit. A similar procedure can be
applied to write the transfer function of a circuit, containing an arbitrary number of reactive elements, in normalized form via an extension of the Extra Element Theorem [3].

## C.4.2 An Unmodeled Element

We are told that the transformer-isolated paralle! resonant inverter of Fig. C. 13 has been designed with the assumption that the transformer is ideal. The approximate sinusoidal analysis techniques of Chapter 19 were employed to model the inverter. It is now desired to specify a transformer; this requires that limits be specificd on the minimum allowable transformer magnetizing inductance. One way to approach this problem is to view the transformer magnetizing inductance as an extra element, and to derive conditions that guarantee that the presence of the transformer magnetizing inductance does not significantly change the tank network transfer function $G(s)$.

Figure C. 14 illustrates the equivalent circuit model of the inverter, derived using the approximate sinusoidal analysis lechnique of Section 19.1. The switch network oulput voltage $v(t)$ is modeled by its fundamental component $v_{\text {si }}(t)$, a sinusoid. The tank transfer function $G(s)$ is given by:

$$
\begin{equation*}
G(s)=\frac{v_{n}(s)}{v_{s 1}(s)} \tag{C.35}
\end{equation*}
$$



Fig. C. 13 Parallel resonant imerter example.


Fig. C. 14 Equivalent circuit model of the tank network, based on the approximate situsoidal analysis technique.


Fig. C. 15 Measurement of $Z_{s}(s)$ and $Z_{D}(s)$ : (a) determination of $Z_{D}(s)$, (b) determination of $Z_{p}(s)$.
Under the conditions that the transformer is ideal (i.e., the transformer magnetizing inductance $L_{M}$ is open circuited), then the transler function is given by:

$$
\begin{equation*}
\left.G(s)\right|_{L_{M}+m}=-\frac{n}{1+s \frac{n^{2} L}{R}+s^{2} L C} \tag{C.36}
\end{equation*}
$$

We can therefore employ the extra element theorem to determine how finite magnetizing inductance changes $G(s)$. With reference to Fig. C.1, the system input is $v_{s 1}(s)$, the output is the voltage $v_{0}(s)$, and the "port" is the primary winding of the transformer, where the magnetizing inductance is connected. In the presence of the magnetizing incuctance, the transfer function becomes

$$
\begin{equation*}
G(s)=\left\{\left.G(s)\right|_{L_{M}-\infty}\right)\left(\frac{\left(1+\frac{Z_{N}(s)}{Z(s)}\right.}{\left(1+\frac{Z_{D}(s)}{Z(s)}\right)}\right. \tag{C37}
\end{equation*}
$$

where $Z(s)$ is the impedance of the magnetizing inductance referred to the primary winding, $s L_{M}$.
Figure C. $15(a)$ illustrates determidation of $Z_{D}(s)$. The input soutce $v_{s I}(s)$ is set to zero, and the impedance between the terminals of the port is found. It can be seen that the impedance $Z_{D}(s)$ is the parallel combination of the impedances of the tank inductor, tank capacitor, and the reflected load resistance:

$$
\begin{equation*}
Z_{0}(s)=\frac{k}{n^{2}}\|s L\| \frac{1}{s C} \tag{C38}
\end{equation*}
$$

Figure C.15(b) illustrates determination of $Z_{M}(s)$. In the presence of the input source $v_{s 1}(s)$, a current $i(s)$ is injected at the port as shown. This current is adjusted such that the oufput $v_{0}(s)$ is nulled. Under these conditions, the quantity $Z_{N}(s)$ is given by $v(s) / i(s)$. It can be seen that nulling $v_{o}(s)$ also nulls the vollage $w(s)$. Therefore,


$$
\begin{equation*}
Z_{M}(s)=\left.\frac{v(s)}{i(s)}\right|_{v_{o}(s)=0 \mid l}=0 \tag{C.39}
\end{equation*}
$$

Note that, in general, $i(s)$ will not be equal to zero during the $Z_{N}(s)$ measurement. The null condition is achieved by setting the source $i(s)$ equal to the value $-v_{s 1}(s) / s L$. Thus, in the presence of finite magnetizing inductance, the transfer function $G(s)$ can be expressed as follows:

$$
\begin{equation*}
G(s)=\left\{\left.G(s)\right|_{L_{M} \rightarrow \infty}\right) \frac{\left(1+\frac{0}{Z(s)}\right)}{\left(1+\frac{Z_{D}(s)}{Z(s)}\right)}=\frac{\left(\left.G(s)\right|_{L_{M}+\infty}\right)}{\left(1+\frac{Z_{D}(s)}{Z(s)}\right)} \tag{C.40}
\end{equation*}
$$

We can now ptot the impedance inequalities (C.27) that guarantee that the magnetizing inductance does not substantially modify $G(s)$. The $Z_{D}(s)$ given in Eq. (C.38) is the impedance of a parallel resonant circuit. Construction of the magnitude of this impedance is described in Section 8.3.4, with results ilkustrated in Fig. C.16. To avoid affecting the transfer function $G(s)$, the impedance of the magnetizing inductance must be much greater than $\| Z_{D}(j \omega)$ il over the range of expected operating frequencies. It can be seen that this will indeed be the case provided that the impedance of the magnetizing inductance is greater than the impedances of both the tank inductance and the reflected load impedance:

$$
\begin{align*}
& L_{M}>L, \text { and } \\
& \omega_{0} L_{M} \geqslant \frac{R}{n^{2}} \tag{C,41}
\end{align*}
$$

where $\omega_{0}=1 /(\sqrt{L} \bar{C})$. These conditions can be further reduced to

$$
\begin{align*}
& L_{M} \geqslant L, \text { and } \\
& L_{M}>\frac{R}{n^{2}} \sqrt{L C} \tag{C,42}
\end{align*}
$$

## C.4.3 Addition of an Input Filter to a Converter

As discussed in Chapter 10, the addition of an input fitter to a switching regulator can significantly alter its loop gain $T(s)$. Hence, it is desirable to design the input filter so that it does not substantially change


Fig. C.I7 Addition of an input filter to a switching voltage regulator system.
the converter control-to-output transfer function $G_{v d}(s)$. The Extra Element Theorem can provide design criteria that show how to design such an input filter.

Figure C. 17 illustrates the addition of an input filter to a switching voltage regulator system. The control-to-output Iransfer function of the converter power stage is given by:

$$
\begin{equation*}
G_{v d}(s)=\left.\frac{\hat{Q}(s)}{d(s)}\right|_{\dot{r}_{R}(x)=0} \tag{C.43}
\end{equation*}
$$

The quantity $Z_{o}(s)$ is the Thevenin equivalent output impedance of the input filter. Upon setting $\hat{v}_{g}(s)$ to zero in Fig. C.17, the system of Fig. C. 18 is obtained. It can be recognized that this system is of the same form as Fig. C.2, in which the "extra element" is the output impedance $Z_{0}(s)$ of the added input filter. With no input filter $\left[Z_{\beta}(s)=0\right]$, the "original" transter function $\left.G_{v d}(s)\right|_{Z o s)=0}$ is obtained. In the presence of the input filter, $G_{v d}(s)$ is expressed according to Eq. (C.3):

$$
\begin{equation*}
G_{v d}(s)=\left(\left.G_{\mathrm{vd}}(s)\right|_{Z_{o}(s)-0}\right)\left(\frac{1+\frac{Z(s)}{Z_{M}(s)}}{1+\frac{Z_{Z}(s)}{Z_{D}(s)}}\right) \tag{C,44}
\end{equation*}
$$

where

$$
\begin{equation*}
Z_{j}(s)=\left.Z_{i}(s)\right|_{d(s)=0} \tag{C.45}
\end{equation*}
$$

Fig. C. 18 Determination of the controi-to-output transfer function $G_{v d}(s)$ for the system of Fig. C.17.

is the impedance seen looking into the power input port of the converter when $\hat{d}$ is set to zero, and

$$
\begin{equation*}
Z_{i 4}(s)=\left.Z_{i}(s)\right|_{\hat{i}(s)-\ldots \mid i^{0}} \tag{C.46}
\end{equation*}
$$

is the impedance seen looking into the power input port of the converter when the converter output $\hat{v}$ is nulled. The null condition is achieved by injecting a test current source $\hat{i}_{\text {test }}$ at the converter input port, in the presence of $\hat{d}$ variations, and adjusting $\hat{i}_{\text {est }}$ such that $\hat{v}$ is nolled. Derivation of expressions for $Z_{N}(s)$ and $Z_{D}(s)$ for a buck converter example is described in Section 10.3.I.

According to Eq. (C.28), the input filter does not significantly affect $G_{\mathrm{rd}}(s)$ provided that

$$
\begin{align*}
& \left|Z_{0}(j \omega) \|<\left|Z_{N}(j \omega)\right|\right.  \tag{C.47}\\
& \left\|Z_{0}(j \omega)\right\| \leqslant\left|Z_{D}(j \omega)\right|
\end{align*}
$$

These inequalities can provide an effective set of criteria for designing the input filter. Bode plots of $\left\|Z_{M}(j \omega)\right\|$ and $\left\|Z_{D}(\omega)\right\|$ are constructed, and then the filter element values are chosen to salisfy ( C .47 ). Several examples of this procedure are explained in Chapter 10.

## C.4.4 Dependence of Transistor Current on Load in a Resonant Inverter

The conduction loss caused by circulating tank currents is a major problem in resonant converter design. These cunents are independent of, or only weakly dependent on, the load current, and lead to poor efficiency at light load. The origin of this problem is the weak dependence of the tank network input impedance on the load resistance. For example, Fig. C. 19 illustrates the model of the ac portion of a resonant inverter, derived using the sinusoidal approximation of Section 19.1. The resonant network contains the tank inductors and capacitors of the converter, and the load is the resistance $R$. The curcent $i(d)$ flowing in the effective sinusoidal source is equal to the switch current. This model predicts that the switch current $i_{s}(s)$ is equal to $v_{s 1}(s) / Z_{i}(s)$, where $Z_{i}(s)$ is the mput impedance of the resonant tank network. If we want the switch current to track the load cument, then at the switching frequency $\| Z_{i}$ It should be dominated by, or at least strongly influenced by, the load resistance $R$. Unfortunately, this is often not consistent with other requirements, in which $Z_{i}$ is dominated by the impedances of the tank elements. To design a resonant converter that exhibits good properties, the engineer must develop physical insight into how the load resistance $R$ affects the tank input impedance and output voltage.

Fig. C. 19 Resonant inverter model.



Fig. C.20 Application of the Extra Element Theorem to the systen of Fig. C.19, to expose the dependence of $Z_{i}(s)$ on $R$.

To expose the dependence of $Z_{i}(s)$ on the load resistance $R$, we can treat $R$ as the "extra" element as in Fig. C.20. The input impedance $Z_{i}(s)$ is viewed as the transfer function from the current $i_{s}$ to the voltage $v_{s 1}$; in this sense, $i_{s}$ is the "input" and $v_{s 1}$ is the "output." Equations (C.2) and (C.3) then imply that $Z_{i}(s)$ can be expressed as follows:

$$
\begin{equation*}
Z_{i}(s)=\frac{v_{s}(s)}{i_{s}(s)}=Z_{i n}(s) \frac{\left(1+\frac{R}{Z_{v}(s)}\right)}{\left(1+\frac{R}{Z_{D}(s)}\right)}=Z_{i s}(s) \frac{\left(1+\frac{Z_{3}(s)}{R}\right)}{\left(1+\frac{Z_{D}(s)}{R}\right)} \tag{C.48}
\end{equation*}
$$

Here, the impedance $Z_{i j}(s)$ is

$$
\begin{equation*}
Z_{i 0}(s)=\left.Z_{i}(s)\right|_{R \rightarrow 0} \tag{C.49}
\end{equation*}
$$

i.e., the input impedance $Z_{i}(s)$ when the load terminals are shorted. Likewise, the impedance $Z_{i s}(s)$ is

$$
\begin{equation*}
Z_{k m}(s)=\left.Z_{i}(s)\right|_{R \rightarrow \infty} \tag{C.50}
\end{equation*}
$$

which is the input impedance $Z_{i}(s)$ when the load is disconnected (open circuited).
Determination of $Z_{\mathrm{N}}(s)$ and $Z_{D}(s)$ is illustrated in Fig. C.21. The quantity $Z_{\mathrm{M}}(s)$ is found by nulling the "output" $v_{s 1}$ to zero. and then solving for $v(s) /(s)$. The quantity $Z_{p}(s)$ coincides with the conventional output impedance $Z_{o}(s)$ illustrated in Fig. C.29. In Fig. C. 21 (a), the act of nulling $v_{s i 1}$ is equivalent to shorting the source $v_{s 1}$ of Fig. C.19. In Section 19.4, the quantity $Z_{N}(s)$ is denoted $Z_{o 0}(s)$, because it coincides with the converter output impedance with the switch network shorted.

The quantity $Z_{D}(s)$ is found by setting the "input" $i_{\mathrm{s}}$ to zero, and then solving for $v(s) / i(s)$. The quantity $Z_{D}(s)$ coincides with the output impedance $Z_{n}(s)$ illustrated in Fig. C.19, under the conditions that the source $v_{s 1}$ is open-circuited. In Section 19.4, the quantity $Z_{D}(s)$ is denoted $Z_{p o s}(s)$, because it coincides with the converter output impedance with the switch network open-circuited.

The reciprocity relationship, Eq. (C.4), becomes

$$
\begin{equation*}
\frac{Z_{i o}(s)}{Z_{i 0}(s)}=\frac{Z_{p m}(s)}{Z_{u t}(s)} \tag{C.51}
\end{equation*}
$$

The above results are used in Section 19.4 to expose how conduction losses and the zero-voltage switching boundary depend on the loading of a resonant converter.
(a)

(b)


Fig. C. 21 Determination of the quantities $Z_{N}(s)$ and $Z_{0}(s)$ for the network of Fig. C.20: (a) finding $Z_{N}(s)$, (b) finding $Z_{p}(s)$.

## References

[I] R. D. Midolebrook, "Null Double Tajection and the Extra Element Theorem," IEEE Transaciions on Education, yoi 32, No. 3, Aug. 1989, pp. 167-180.

12] R.D. Midolebrook, "The Two Extra Element Theorem," IEEE Frontiers in Education Conference Preceedings. Sept. 1991, pp. 702-708.
[3] R. D. Middlebrook, V. Vorperian, and J. Lindal, "The $N$ Extra Element Theorem," IEEE Transactions on Circuits and Sustems I: Fundamental Theory and Applications, Vol. 45, No. 9, Sept. 1998, pp. 919.935.

## Appendix D

## Magnetics Design Tables

Geometrical data for several standard ferrite core shapes are listed here. The geomerrical constant $K_{g}$ is a measure of core size, useful for designing inductors and transformers that attain a given copper loss [1]. The $K_{g}$ method for inductor design is described in Chapter $14 . K_{g}$ is defined as

$$
\begin{equation*}
K_{\mathrm{g}}=\frac{A_{\mathrm{c}}^{2} W_{\mathrm{A}}}{M L T} \tag{D.1}
\end{equation*}
$$

where $A_{c}$ is the core cross-sectional area, $W_{A}$ is the window area, and $M L T$ is the winding mean-length-per-turn. The geometrical constant $K_{\text {gfe }}$ is a similar measure of core size, which is uscful for designing ac inductors and transformers when the total copper plus core loss is constrained. The $K_{\mathrm{gfe}}$ method for magnetics design is described in Chapter 15. $K_{y / j}$ is defined as
where $\ell_{m}$ is the core mean magnetic path length, and $\beta$ is the core loss exponent:

$$
\begin{equation*}
P_{f e}=K_{f e} B_{s t a x}^{B} \tag{D.3}
\end{equation*}
$$

For moden ferrite materials, $\beta$ typically lies in the range 2.6 to 2.8 . The quantity $u(\beta)$ is defined as

$$
\begin{equation*}
u(\beta)=\left\{\left(\frac{\beta}{2}\right)^{-\left(\frac{\beta}{\beta+\frac{2}{2}}\right)}+\left(\frac{\beta}{2}\right)^{\left(\frac{\beta}{p}+\frac{2}{2}\right)}\right\}^{-\left(\frac{\beta+2}{\beta}\right)} \tag{D,4}
\end{equation*}
$$

$u(\beta)$ is equal to 0.305 for $\beta=2.7$. This quantity varies by roughly $5 \%$ over the range $2.6 \leq \beta \leq 2.8$. Values of $K_{g f e}$ are tabulated for $\beta=2.7$; variation of $K_{g f e}$ over the range $2.6 \leq \beta \leq 2.8$ is typically quite small.

Thermal resistances are listed in those cases where published manufacturer's data are available. The thermal resistances listed are the approximate temperature rise from the center leg of the core to ambient, per watt of total power loss. Different temperature rises may be observed under conditions of forced air cooling, unusual power loss distributions, etc. Listed window areas are the winding areas for conventional single-section bobbins.

An American Wire Gauge table is included at the end of this appendix.

## D. 1 POT CORE DATA



Fig. D. 1


## D. 2 EE CORE DATA

Fig. D. 2


| Core type (A) $(\mathrm{mm})$ | Gcometrical constant $\begin{gathered} K_{y} \\ \left(\cos ^{5}\right) \end{gathered}$ | Geometrical constant $\begin{gathered} K_{k l e} \\ \left(\mathrm{~cm}^{+}\right) \end{gathered}$ | $\begin{gathered} \hline \text { Cross- } \\ \text { sectional } \\ \text { arca } \\ A_{\mathrm{c}} \\ \left(\mathrm{~cm}^{2}\right) \end{gathered}$ | $\begin{gathered} \hline \text { Bobbin } \\ \text { winding } \\ \text { area } \\ W_{A}^{\prime} \\ \left(\mathrm{cm}^{2}\right) \end{gathered}$ | Mean length per turn MLT (cm) | $\begin{gathered} \hline \text { Magnetic } \\ \text { path } \\ \text { length } \\ t_{m} \\ (\mathrm{~cm}) \end{gathered}$ | Core weight <br> (g) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EE12 | $0.731 \cdot 10^{-3}$ | $0.458 .10^{-3}$ | 0.14 | 0.085 | 2.28 | 2.7 | 2.34 |
| EE16 | $2.02 \cdot 10^{-3}$ | $0.842 \cdot 10^{-3}$ | 0.19 | 0.190 | 3.40 | 3.45 | 3.29 |
| EE19 | 4.07.10 ${ }^{-3}$ | $1.3 \cdot 10^{-3}$ | 0.23 | 0.284 | 3.69 | 3.94 | 4.83 |
| EE22 | $8.26 \cdot 10^{-3}$ | $1.8 \cdot 10^{-3}$ | 0.41 | 0.196 | 3.99 | 3.96 | 8.81 |
| EE30 | $85.7 \cdot 10^{-3}$ | $6.7 \cdot 10^{-3}$ | 1.09 | 0.476 | 6.60 | 5.77 | 32.4 |
| EE40 | 0.209 | $11.8 \cdot 10^{-3}$ | 1.27 | 1.10 | 8.50 | 7.70 | 50.3 |
| EE50 | 0.909 | $28.4 \cdot 10^{-3}$ | 2.26 | 1.78 | 10.0 | 9.58 | 116 |
| EE60 | 1.38 | $36.4 \cdot 10^{-3}$ | 2.47 | 2.89 | 12.8 | 11.0 | 135 |
| EE70/68/19 | 5.06 | $75.5 \cdot 10^{-3}$ | 3.24 | 6.75 | 14.0 | 18.0 | 280 |

## D. 3 EC CORE DATA

Fig. D. 3


| Core type <br> (A) <br> (mim) | Gcometrical conscant $\begin{gathered} R_{s} \\ \left(\mathrm{~cm}^{5}\right) \end{gathered}$ | Geometrical constant $\begin{gathered} K_{p e} \\ \left(\mathrm{cmor}^{c}\right) \end{gathered}$ | Crosssectional area $A_{c}$ $\left(\mathrm{~cm}^{2}\right)$ | $\begin{gathered} \text { Bobbin } \\ \text { winding } \\ \text { area } \\ W_{A} \\ \left(\operatorname{cm}^{2}\right) \end{gathered}$ | Mean length per turn MLT (cmi) | $\begin{gathered} \hline \text { Magnctic } \\ \text { path } \\ \text { length } \\ t_{m} \\ (\mathrm{~cm}) \end{gathered}$ | Thermal resistance $R_{\mathrm{Jfi}}$ <br> ( $\left.{ }^{\circ} \mathrm{CN} / \mathrm{N}\right)$ | Core weight $(\mathrm{g})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EC35 | 0.131 | $9.9 \cdot 10^{-5}$ | 0.843 | 0.975 | 5.30 | 7.74 | 18.5 | 35.5 |
| EC4l | 0.374 | $19.510^{3}$ | 1.21 | 1.35 | 5.30 | 8.93 | 16.5 | 57.0 |
| EC52 | 0.914 | $31.7 \cdot 10^{-3}$ | 1.80 | 2.12 | 7.50 | 10.5 | 11.0 | 11.1 |
| EC70 | 2.84 | $56.2 \cdot 10^{-3}$ | 2.79 | 4.71 | 12.9 | 14.4 | 7.5 | 256 |

## D. 4 ETD CORE DATA

Fig. D. 4


## D. 5 PQ CORE DATA



Fig. D. 5

| Core type $\left(A_{1} / 2 D\right)$ $(m m)$ | Geometrical constant $\begin{gathered} K_{g} \\ \left(\mathrm{~cm}^{5}\right) \end{gathered}$ | Geometrical constant $\begin{gathered} K_{\text {st }} \\ \left(\mathrm{cm}^{4}\right) \end{gathered}$ | $\begin{gathered} \text { Cross- } \\ \text { sectional } \\ \text { area } \\ A_{c} \\ \left(\mathrm{~cm}^{2}\right) \end{gathered}$ | Bobbin winding area $\begin{gathered} W_{\mathrm{A}} \\ \left(\mathrm{~cm}^{2}\right) \end{gathered}$ | Mean length per turn MLT (cm) | $\begin{gathered} \hline \text { Magnetic } \\ \text { path } \\ \text { length } \\ f_{m}^{\prime} \\ \text { (cm) } \end{gathered}$ | Core weight <br> (g) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PQ $20 / 16$ | $22.4 \cdot 10^{-3}$ | $3.7 \cdot 10^{-3}$ | 0.62 | 0.256 | 4.4 | 3.74 | 13 |
| PQ 2020 | $33.610^{-3}$ | $4.8 \cdot 10^{-3}$ | 0.62 | 0.384 | 4.4 | 4.54 | 15 |
| PQ 2620 | $83.910^{-3}$ | $7.2 \cdot 10^{3}$ | 1.19 | 0.333 | 5.62 | 4.63 | 31 |
| PQ 26/25 | 0.125 | $9.4 \cdot 10^{3}$ | 1.18 | 0.503 | 5.62 | 5.55 | 36 |
| PQ 32/20 | 0.203 | $11.7 \cdot 10^{3}$ | 1.70 | 0.471 | 6.71 | 5.55 | 42 |
| PQ 32/30 | 0.384 | $18.6 .10^{-3}$ | 1.61 | 0.995 | 6.71 | 7.46 | 55 |
| PQ 35/35 | 0.820 | $30.4 \cdot 10^{-3}$ | 1.96 | 1.61 | 7.52 | 8.79 | 73 |
| PQ 40/40 | 1.20 | $39.110^{-3}$ | 2.01 | 2.50 | 8.39 | 10.2 | 95 |

## D. 6 AMERICAN WIRE GAUGE DATA

| AWG\# | Bare area, $10^{-3} \mathrm{~cm}^{2}$ | Resistance. $10^{-6} \Omega / \mathrm{cm}$ | Diameter. con |
| :---: | :---: | :---: | :---: |
| 0000 | 1072, 3 | 1.608 | 1.168 |
| 000 | 850.3 | 2.027 | 1.040 |
| 00 | 674.2 | 2.557 | 0.927 |
| 0 | 534.8 | 3.224 | 0.825 |
| 1 | 424.1 | 4.065 | 0.735 |
| 2 | 336.3 | 5.128 | 0.654 |
| 3 | 266.7 | 6.463 | 0.583 |
| 4 | 211.5 | 8.153 | 0.519 |
| 5 | 167.7 | 10.28 | 0.462 |
| 6 | 133.0 | 13.0 | 0.411 |
| 7 | 105.5 | 16.3 | 0.366 |
| 8 | 83.67 | 20.6 | 0.326 |
| 9 | 66.32 | 26.0 | 0.291 |
| 10 | 52.41 | 32.9 | 0.267 |
| 11 | 41.60 | 41.37 | 0.238 |
| 12 | 33.08 | 52.09 | 0.213 |
| 13 | 26.26 | 69.64 | 0.190 |
| 14 | 20.02 | 82.80 | 0.171 |
| 15 | 16.51 | 104.3 | 0.153 |
| 16 | 13.07 | 131.8 | 0.137 |
| 17 | 10.39 | 165.8 | 0.122 |
| 18 | 8.228 | 209.5 | 0.109 |
| 19 | 6.531 | 263.9 | 0.0948 |
| 20 | 5.188 | 332.3 | 0.0874 |
| 21 | 4.116 | 418.9 | 0.0785 |
| 22 | 3.243 | 531.4 | 0.0701 |
| 23 | 2.508 | 656.0 | 0.0632 |
| 24 | 2.047 | 842.1 | 0.0566 |
| 25 | 1.623 | 1062.0 | 0.0505 |
| 26 | 1.280 | 1345.0 | 0.0452 |
| 27 | 1.021 | 1687.6 | 0.0409 |
| 28 | 0.8046 | 2142.7 | 0.0366 |
| 29 | 0.6470 | 2664.3 | 0.0330 |

Continued

| AWG\# | Barearea, <br> $10^{-3} \mathrm{~cm}^{2}$ | Resistance, <br> $10^{-6} \mathrm{Q} / \mathrm{cm}$ | Diameter, <br> cm |
| :---: | :---: | :---: | :---: |
| 30 | 0.5067 | 3402.2 | 0.0294 |
| 31 | 0.4013 | 4294.6 | 0.0267 |
| 32 | 0.3242 | 5314.9 | 0.0241 |
| 33 | 0.2554 | 6748.6 | 0.0236 |
| 34 | 0.2011 | 8572.8 | 0.0191 |
|  |  |  |  |
| 35 | 0.1589 | 10849 | 0.0170 |
| 36 | 0.1266 | 13608 | 0.0152 |
| 37 | 0.1026 | 16801 | 0.0140 |
| 38 | 0.08107 | 21266 | 0.0124 |
| 39 | 0.06207 | 27775 | 0.0109 |
|  |  |  |  |
| 40 | 0.04869 | 35400 | 0.0096 |
| 41 | 0.03972 | 43405 | 0.00863 |
| 42 | 0.03166 | 54429 | 0.00762 |
| 43 | 0.02452 | 70308 | 0.00685 |
| 44 | 0.0202 | 85072 | 0.00635 |

## References

11] C. W. T. MCLYMAN, Tunsfomer and inductor Design Handbook, Second edition, New York: Marcel Dekker, 1988.
[2] Ferrite Materials and Components Catalog, Philips Components.

## Index

Air gap
in coupled inductor, 529, 551, 553
in llyback translormer, 530,559
in inductor, 499-501, 525-526, 539-542, 544
in transformer, 504
$A_{L}(\mathrm{mH} / 1000$ turins $), 545$
American wire gauge (AWG)
data, 868-869
design examples, 557,560,575,580
Amorphous alloys, 507
Ampere's law, 493-494
Amp-second balance (see Capacitor charge balance)
Apparent power, 598
Artificial ramp
citcuit, 446
cffect on CPM beost low-harmonic rectifier. 654656
effect on line-6-output transfer function of CCM buck, 466-469
effect on small-signal CCM models, 4,59-466
effect on smali-signal DCM models, 473-480
effect on stability of CPM controllers, 444-449
Asymptotes (see Bode plots)
Andiosusceptibility $G_{\text {wh }}(s)$ (see hine-to-gutput transfer function)
Average current control
leediorward, 650-652
in low-harmonic rectifer sysiems. 648-654
modeling of, $652-654$
Averaged switch modeling, 226-247
of curtent-programmed CCM conwerters, 454-459
of current-programmed DCM converters, 473 -480
in discontinuous conduction mode, 410-431
cquivalent circuit modeling of conduction losses, 242-244, 816-818
equivalent circuit modeling of switching losses. 244-247
examples
nonideal buck converter, 244-247
nonideal buck-boost converter, 242-244
CCM SEPIC, $228-235$
of ideal CCM swich necworks, 226-241, 815-816. 822-825
of ideal DCM switch networks, 416, 822-825
of quasi-tesonamt converters, 768-790
Average power
and Fourier scrics, 590-593
modeled by power source element, 414-418, 454459, 473-480
in monsintusoidal systems, 590-603
prodicted by averaged models, 56
power factor, 594-598
sinusoidal phasor diagram, 598-599
Averaging
approximation, discussion of. 189-190,194.196
averaged switch modeling, 226-247
basic approach, 192-204
capacitor charge balance, 21-22
cirevit, 226-247
to find de componche, 5, [4
flyback ac model, 209-218
inducter voll-second balance, 20-21
introduction to, 187-192
modeling efficiency and loss yia, 56
to model rectifier output, 668-670
to model 36 converters, $685-690$
of quasi-iesonant converters, 768-790
state-space, 213.226
Ballass, electronic 705-707
resonant inverter desigft, 726-740
Battery charger, 8,70
B-H loop
in all ac inductor, 527-528
in a comentional transformer, 148,528
in a coupled inductor, 529-530
in a filler inductor. 526-527
in a dlyback transformer, 530-531
modeling of, 494-495
Bidirectional de-de converters, 70
Bipolar junction transisior (BJT)
breakdown mechanisms int, 85-86
consruction and operation of $81-86$
curtent crowding, $84-85$
Darlington-connected, 86
idealized switch characteristics, 65-66
on resistance, 52, 81-82
quasi-suturation, 82,85
storage time, 84
stored minority charge in, 81-85
swithing waveforms. 82-84
Bode plots (see dhso Harmonie lrap lillers, Sinusoidal approximation)
asymptore analyucal cquations. 281
CCM buck-boost example, 294-299
combinations, 278-281
complex poles, $282-286$
frequancy inversion, 277-278
graphical constuction of, 302-317
addicion. 303-307
closed-loop transler functions, 337-340
division, 311-313
parallel combination, 308-310
parallel resonance. 309-310
series resonance, 305-307
impedance graph paper, 310
nonminimum phase zem, 276
reactance graph paper, 360
real pole, 269.274
real zero, 275
RHP zero, 276
transfer futwtions of buck, boost, buck-boost, 300
Body diode (see MOSFET)
Boost converter (see also Bridge conffguration, Pushpull isolated converters)
active switch utilization in, $\mathbf{1 7 3}, 676$
averaged switch model, DCM, 419-420
circuit-awcraged model, 235-239
current-programmed
averaged switch model, CCM, 455-456
averaged switch model, DCM, 477
smatl-signal ac model, CCM, 458-459, 460-463,
$469-470$
small-signal ac model, DCM, 478-480
as inverted buck converter; 132-133
as low-harmonic rectifier, 642-646, 648-663, 666, 674-685, 832-834
nonideal analysis of, 42-49, 52-56
quasi-resonant ZCS, 778.779
simulation exampie, 832-834
small-signal ac model
CCM, 204-205, 252-253
DCM, 424-429
steady-state analysis of,
CCM, 22-27
DCM, 117-124
transfer functions, $\mathrm{CCM}, 300$
Bridge configuration (dc-de converters)
boost-derived full bridge, 165-166
buck-derived full bridge, 149-152
buck-derived half bridge, 152-154
fuli bridge transformer design example, 576-580
minimization of transformer copper loss in, 549-550
Bridge configuration (inverters)
single phase, 7-8, 138-141, 143-145
three plase. 70, 141-143
Buck-boost converter (ree also Flyback conventer)
averaged switch motel, DCM, 410-420
as cascaded buck and boost converters, 134-136
current-programmed
averaged switch model, DCM, 473-477
more accurate model, CCM, 461-463
simple model, CCM, 450-454
small-signal ac model, DCM, 478-480
dc-3 bac inverter, 71-72
DCM characteristics, 112, 124-125, 420
as low-hatmonic rectifier, $645-646,650$
manipulation of ac model into canonical form, 250252
nonideal, state-space averaged model of, 221-226
nonimuerting version, 135,143 -144
as rotated three-terninal cell, 137
simulation of, 819.822
small-signal ac model, CCM. 204-205, 252-253
small-signal ac model, DCM, 420-425
transfer functions, CCM, 294-300
transformer isolation in, 161-165
Buck converter (see also Bridge configuration, Forward
converter, Push-pull isolated converters), 5-6, 13.22,
31-37
active switch utilization in, 773
averaged switch model, 239-241
current-programmed
averaged switch model, CCM, 454-457
averaged switch model, DCM, 477-478
small-signal ac model, CCM, 453, 462. 466,470
small-signal ac mociel, DCM, 477-480
equivalent circuit modeling of,
small-signal ac, CCM, 204-205. 253
small-signal ac, DCM, 424-426
steady-state, CCM. 50-52
scady-statc. DCM. 420
as high power lactor rectifier, 646
multi-resonant realization, 784 -786
quasi-square-wave resonant realizations, 787-790
quasi-resonant realizations
zero current switching, 708.768-782
zero voltage switching, 783-784
simulation examples
curcat prograthmed control, 837-839
voltage regulator, 827-831
small-signal ac model
CCM, 204-205, 253
LCM, 424-427
steady-state analysis of,
CCM, 13-22, 31-33, 50-52
DCM, 111-117, 418-420
switching loss in, 93-100, 244-247
employing synchronous rectifier, 73-74
transfer functions, CCM, 300
Buck ${ }^{2}$ cowerter, 145-146
Buck $3 \varnothing$ inverter (see Voltage suorce inverter)
Canonical circuit model، 248-253
manipuation into canonical form, 250-253
parameters for buck, boost, buck-boost, 253
physical development of, 248-250
transfer functions predicted by, 248-250
Capacitor amp-second balanec (see Capacitor charge balance)
Capacitor charge balance
boost converter example, 24-25
Cuk converter example, 29-30
detinition, 22
in discontinuous conduction mode, 115
nonideal boost converter examples, 44, 54
Capacitor voltage ripple
boost converter example, 26.27
buck converter example. 31 ,33
in converters containing two-pole filters, 31-33
Cuk converter example, 30-31
Cascade connection of converters, 134-137
Characteristic valuc \& (current programmed mode), 445,448
Chare balance (see Capacitor charge balance)
Circuit averaging (see also Averaged switch modeling),

226-247
averaging stcp, 229-231
examples
buck, 239 -241
boost, 235-239
SEPIC, 228-234
linearization, 232-235
obtaining a time-inwariant network, 228-229
summary of, 226-227
Commutation
failure, 621
notching, 622
in 36 phase controlled rectifier, 620-622
Compensators (see also Control system design)
design example, 354-362, 827-831
lag. 351-353
lead, 348-351, 358-359
PD, 348-351, 358-359
PI, 351-353
PID. 353-354, 359-362
Complex power, 598. 620
Computer power supply, 7-8
Computer spreadsheet, design using, 174-176
Conduction loss (see Copper loss, Semiconductor conduction loss)
Conductivity modulation, $74-76,78,82,83,87,89$
Control system design (see also Compensators, Nepative feedbuck), $331-.376$
compensation, 348-354
construction of closed-loop transter functions, 334340
design example, 354-362,827.831
for low-flarmonic rectifiers
approaches, 648-663, 668-673
modeling, 652-653, 668-673
phase margin
test, 341-342
vs. closed-loop damping factor, 342-345
stability, 340-347
voltage regulator
block diagram, 332-333, 336, 355-357
design specifications, 347-348
Control-to-output transfer function
as jredicted by canonical model, 248-250
of CCM buck, boost, and buck-boost converters, 300
of curfent programmed converters, 453,458-459, 464-472, 480
of DCM converters, 426-427, 433
input filter, effect on, 380-382
Conversion tatio $M$ (see also Switch conversion ratio $\mu$ )
of boost, 16, 24, 123, 420
of louck. 16, 116-117, 420
ol buck-boost, 16, 124, 420
of Cuk converter, 29-30, 420
of loss-free resistor networks, 416-418
in low-hamonic rectifiers, 641-642
modeling of, 39-42
of quasi-resonant conventers. 762, 770, 778
of parallel resonant converter, 719.721, 748.752
of SEPIC. 146. 420
of series resomant converter, 716-718, 740-748
via sinusoidal approximation, 714-715
Copper loss
allocation of window area to minimize, 545-550, 567-568
high frequency effects
skin effect, 508-510
proximity effect, $510-525$
inductor design to mect specified, 539-545
low frequency, 508
modeling in converters, 43 -53
multiple winding design to meet specified, $545-554$
Core loss, 506-507, 527-529, 560-562, 565-567
Correction factor (see also Exta element heorem), $384,844,849$
Coupled inductors, $529-530,545,550-554$
in Cuk converter, 534-535,529
design of, 545-554
in multiple-oulput buck-derived converters, 529-
530, 554-557
Crossover frequency, 338.346
Cok converter
active switch utidization of, 173
as cascaded boost and buck converters, 136-137
conversion ratio $M(D), 30,420$
DCM averaged switch numel of, 418-420
as low-harmonic rectifier, 645-646, 650, 676
as rotated threc-terminal cell, 136-137
steady-state analysis ot, 27-31
transformer design example, 573-576
with transhormer isolation. $170-171$
Current-fed bridge, 144-145
Current injection, 367-368
Current programmed control, 439-487
ac modeling of
via averaged switch modeling. CCM, 454-4.59
yia averaged switch modelimg, DCM, 473-480
CCM more accurate model, 459-473
CCM simple approximation, $449-459$
artificial ramp, 445-449
contioller circuit, 440, 446
controller small-signal block didgram, 459-464
in 「ull-bridge buck converters, 152
in hall-bridge buck converters, 154, 441
in low harmonic rectifiers, 654-656
oscillation for $D>0.5,44!-449$
in push-pull buck converters, 160, 44I
Current ripple (see inductor current ripple)
Current sense circuit, isolated, 181-182
Current source inverter (CSI), 142-143
Cycloconverter. 1, 72-73
Dimping (see also $Q$-factor Input filters)
factor $\zeta, 283$
of input filters, 380, 385-392
optimal, 392-398
vs. owershoot, 346-347
DC couversion ratio (ree Conversion ratio $M$ )
DC link. \&-9
DC transformer model
in averaged switch models, 232-235, 237-241, 247
in canonical model. 248-253
comparison with DCM model, 410
derivation of, 40-42
equizalence with dependent sources, 40
manipulation of circuits containing, 41-42, 47-48
in a nonideal boost conventer, 47-48, 55
in a nonideal buck converter, 51
in small-signal ac CCM models, 204-205, 212-213
Decibel, 267-268
Delta-wye transformer connection, 628-629
Dependent power source (see Power source element)
Derating factor, 174
Design-oriented analysis, rechniques of
analytical expressions for asymptotes. 281
approximate factorization, 289-293
doing algebra on the graph 302-317
extra elernent theorem, 843-861
frequency inversion, 277-278
graphical construction
of Bode plots, 302-317
of closed-loop transfer functions, 337-340
input filter design inequalities, $381-385,392,399$
load-dependent properties of resonant inverters, $726-740$
low $Q$ approximation, 287-289
philosophy of, 267. 302-303
Differential connection of load
polyphase inverter, 141-143
single-phase inverter, 138-141
Diode
antiparaliel, 67
characteristics of, 77
fast recovery, 77
forward woltage drop (see also Semiconductor conduction losses), 52-55, 77
freewheeling, 67
paralle operation of, 77
recovered charge $Q_{r}, 76-77,96-98,722,763.764$, 781
recovery meckanisms, 76-77, 96-98
Schottky, 74, 77, 99
soll recovery, 97-98
snubbing of, 97, 59, 764-765
switching loss, 96-100, 763-765
switching waveforms, 76-77, 97, 100, 763-765
zero current switching of, 764, 783
zero voltage switching of, 722-724, 781,784-785, 787
Discontinuous conduction mode (DCM)
$B-I /$ loop, effect on, 530.531
boost converter example, 117-124
buck converter example, 108-117
buck-boost converter example, 410-418
in current progranamed converters, 473-480
equivalent circuit medeling of, 409-420.473-477
in forward converter, 158
in line-commutated rectificrs, 611-614, 616-617
in low-harmonic rectifiers
boost rectifier, 643-646, 832-8.34
flyback rectifier, 646-648
mode boundary
in boost rectifier, 643-646
vs, $K, 110-112,118-119,123-124$
vs. load curtent and $R_{e}, 418$
origin of. 108-112
in parallel resonant converter, 749-752
in PWM converters, 107-130, 409-437, 473-480
in series resonant converter, 741 -748
small-signal ac modeling of, 420-433
Displacement factor, 596, 599
Distortion factor (see also Total hamonic distortion), 596.597
of single-phase rectifier, 596, 610.613
Distributed power system, 7
Doing algebra on the graph (see Graphical construction of Bode plots)
Duty ratio
complement of, 14
definition of, 14
EC cone data. 866
Eddy currents
in magnetic cores, 306
in winding conductors, 508-511
EE core data, 865
Effective resistance $R_{\text {e }}$,
in DCM averaged switch model, 413-420
in [oss-free resistor model, 413-420
in resonant converter models with capacilive filter network, 711-713
with inductive filter network, 718.720
Emulated resistance $R_{c}, 638-640$
Efficiency, 2
averaged switch modeling, predicted by, 247
of boost converter
as low-harmonic rectifier, 683-685
nonideal dc-dc, 48-49, 55
calculation via averaged model, 48-49, 55
vs. switching frequency, 100-101
Equivalent circuit modeling
by canonical circuit model, 247-253
of CCM converters operating in steady-state, $39-61$
of converters having pulsating input currents, 50-52
of current programmed switch networks
CCM, 454-459
DCM, 473-480
small-signal noodels, 452-453, 457-459, 478-480
of flyback converter, CCM1, 165, 212-213
of ideal rectifiers, 638-640,658-686
of ideal de-de converters, 39-41
of inductor copper loss, 42-52
small-signal models, construction of
CCM, 201-203, 211-213, 225-226
DCM. 420-433
cartent programmed, 452-453, 457-459, 478-480
of switching loss, 246-247
of switch networks
CCM, 235-241
DCM, $410-420$
of systems containing ideal rectifiers, 666
Equilibrium (see Stcady state)
Equivalent series resistance (esr) of capacitor, 602-603
ETD core data, 866
Evaluation and design of converters, 171-176
Expcrimertal tecliniques
measurement of impedances, 318-321
measurement of loop gains by current injection, 367-368
by voltage injection, 364-367
of an unstable system, 368
measurement of small-signal transfer functions, 317-318
Extra element theorem, 843-86t
applications of
input filter design, 381-392, 398-399, 857-859
ransfer function, solving for, 850-855
unmodeled element, effects of, 855-857
resonant inverter, load dependence of, 731, 859861
basic result, 843 - 846
correction factor, 384, 844, 849
deviation caused by, 850-852
derivation, 846-849
impedance inequalities, 849-850
nulling. $845-846$
reciprocity relationship, 736,845
$Z_{p}$ driving-point impedance, 845
$Z_{N}$ impedance, 845-846
Factorization, approximate
approximate roots of arbitrary-degree polynomial, 289-293
graphical construction of Bode diagrams, 302-317
Iow- $Q$ approximation, $287-289$
Faradays law, 492-493
Feedback (see Control systetn desigri, Negative feedback)
Ferrite
applications ot, 528, 556, 557, 574, 577
core loss, 506-507, 527-529, 566
core tables, 863-867
saturation flux density, 495, 503. 507, 527
Fill factor (see $K_{\mathrm{u}}$ )
Filter design (see Input filter design)
Filter inductor
$B-H$ loop of, 527
design of
derivation of procodure, 539-544
step-by-step procedure, 544-545
Flux ©, 492
Flux density $B$
definition, 492
saturation value $B_{\text {strit }} 495$
Flux-linkage balance (see Inductor volt-second balance)
Flyback converter (see ruso Buck-boost converter)
active switch utilization, 171-174
derivation of, 161-162
nonidcal, ac modeling of, 204-213
rectifier, 646-648
spreadsheet design example, 174-176
steady-state amalysis of, 161-165
two transistor version, 180
utilization of flyback transformer, 165
Flyback transformer, 522, 530-531, 552
design example, $557-562$
Forced commutation of SCRs, 89-90
Forward converter (see also Buck converter), 154-159
active switch utalization, 173
spreadshoct design example, 174-176
steady-state analysis of, 154-159
translormer resel mechanisms, 157-158
transformer utilization in, 159
two transistor version, 158-159
Four-quadrant switches (see Switch)
Frccwheeling diode, 67
Gate turn-off thyristor (GTO), 90
Geometrical constant (see $K_{g}, K_{g f e}$ )
Graphical construction of Bode plots (see also Bode plots, Design-oriented analysis) ol converter fansfer functions, 313-317
division, 311-313
of harmonic trap filters, 622-628
parallel combinations, 308-310
parallel resonance, 309-310
of parallel resonant conwerter, 720-721
series combinations, 303-307
series resonance, 305-307
of series resonant converter, 715-717
Grounding problems, 319-321
Gyrator, 744-745
Harmonic correction, 690-691
Harmonic loss factor $F_{H}$, 523-525
Harmonics in power systems
average power vs. Fourier series, 590-593
distortion factor, 596
harmonic standards, 603-605
meutral currents, 599-600
power factor, 594-598
root-mean-square value of waverorm, 593-596
rectifer harmonics, 597-598
in thitee-phase systems, 590-603
total harmonic distortion, 596
Harmonic trap fitters, 622-628
bypass resistor, 626-628
parallel resonance in, $624-626$
reactive power in, 628
H-bridge, 7, 139-141, 143-145
Hold-up time, 665
Hot spot formation, 77, 88
Hysteresis loss $P_{j, t}, 506$
Hysteretic control, 657-659
Ideal rectifier (see also Low harmonic rectifiers)
in converter systems, $663-673$
properties ol, 638-640
rcalization of
single phase, 640-648
three plase, 687.691
rmis values of waveforms in, 673-677
single phase, 638-642
three phase, 685-687
[EC 1000, 603-604
IEEE/ANSI standard 519, 604
Impedance graph paper, 310
Inductor copper loss (see Copper loss)
Inductor curreat tipple
in ac inductor, 527-528
boost example, 25-26
buck example. 19
calculation of, 19
in converters containing two-pole filters, $31-33$
Cuk converter example, 30-31
in filler inductor, 525-526
magnitude vs. DCM, 108-110
Inductor design
ac inductor design
derivation, 580.581
step-by-step procedure. 582-583
filter inductor design
derivation, 539-544
step-by-step procedure, 544-545
Inductor volt-sectond balance
boost example, 24
buck example, 21
Cuk converter example, $28-29$
defitition, 20
in discontinuous conduction mode, 112
Input fillers, 377-408, 857-859
cascaded filter sections, $398-404$
nonimberaction. impedance inequalities for, 398399
two-section design example, 400-404
conducted EMI. attenuation of, 377-378
conducted susueptibility, 378
damping of, 391-404
$R_{f}-C_{b}$ parallel damping, $394,395.396$
$R_{j}$ - $L_{p}$ parallel damping, 394, 396-397
$R_{f}-L_{6}$ series damping, 394, 398
effect on control-to-output transfer function
buck example, $380,389.392$
general result, 381.382
negative resistance oscillations, 382-384
results for basic converters, 382
right half-plane zeroes, 390
impodace inequalities for design
consiruction of, buck example, 385-389
control-to-output transfer function, to avoid changing, 384
butput impedance, to awoid changing. 385
liput port, converter
ac modeling of, 197
boost static characteristics, 643-644, 655-656
modeling of, via state-space averaging, 222, 225226
steady-state modeling of, 50-52
Inrush current, 646, 665, 676
Inisulated-gate bipolar transistor ([GBT)
construction and operation of, 86-88
cutront tailing in, $87-88,95-96$
equivalent circuit, 87
forward voltage drop, modeling of, 88
idealized switch characteristics, 65-66
parallel operation of, 88
switching loss int, 95-96, 768
lnversion of source and load, 132-133
Inverters, 1
high trequency, 705-709, 727-729, 732-739
lime commutated, 619
single phase, $7,68-69,138-141$
sinusoidal analysis of resonant conventers, $709-715$. 726.740
three phase, 69-72, 141-143
Iron laminatious, 495, 507
$K$. dimensionless parameter
critical value $K_{\text {crit }}(D), 110.112,116-117,124$
and DCM boundary, 110-112, 116-117, 124
in line-commutated rectifier analysis, 612-613
in steady-state DCM analysis, 117, 123-124
$K_{g}$, core geomelrical constant
definition of, 543-544, 863
fertite core tables of, 864-869
Filter inductor design procedure using, 544-545
multiple winding magnetics design using, 545, 552554
$K_{\text {gik }}$, ac core geometrical constant
ac inductor design procedure using, 580-583
definition of, 569-570, 863
ferite core tables of, 864-869
Iransformer design using,
derivation, 565-570
examples, 573.580
step-by-step procedure, 570-573
$K_{L}$. rectifier dimensionless parameter, 612-613
$K_{u}$ : window utilization factor, 542
LCC resonant converter
dependence of transistor current on load, 732-733
design example, 737-740
introduction to, 705-707
ZVS/ZCS boundary, 734-737
Lenz's law, 493, 506, 508, 510
Linear ripple approximation (see Small ripple approximation)

Linc-to-output transfer function $G_{v g}(s)$
of the buck, boost, and buck-boost converters in CCM, 300
canonical model, as predicted by, 248
closed-loop, 334-335, 339-340
control system design of, 347-348, 361-362
of current-programmed converters, 454, 464-466. 469-471, 480
of DCM converters, 427
Litz wire, 522
Loop gain (see also Control system design, Negative
feedback)
definition, 335
measurement of, 362-368
Loss-tree resistor model
averaged switch model of discontimuous conduction mode. 413-420
ideal rectifier model single phase, 6,38-640
three phase, 685-686
Low harmonic rectifiers (see aiso (deal rectifiers)
controler schemes
average current control, 648-654
current programmed control, 654-656
critical conduction mode, 657-659
feedforward, 650-652
hysteretic control, 657-659
nonlinear cartier control, 659-663
modeling of
efficiency and losses, 678-685
low-bandwidth control loop, 668-673
wide-bandwidth average current control loop, 652-654
ims calculations in, 673-678
Low $Q$ approximation, 287-289
Magrelic circuits, 498-501
Magnetic field $H$, 491-492
Magneric path Icngth $\ell_{\text {ut }}$ definition, 497
ferrite core tables, 864-867
Magnetics, 489-586
ac inductor design, 580-583
basic relationships, 491-498
copper loss, 42-45, 508, 510-525
core loss, 42, 506-508, 561-562
coupied inducter design, 550-557
ferrite core tables, 864-867
Hyback translormer design, 557-562
inductor design, 539-562
inductor design, mulliple winding, 550 -562
magnetic circuits, 498-501
magnetic devices, types of, 525-531
optimizing $\Delta B$ to minimize total loss, $569-570$
optimizing window allocation to minimize copper loss, 545-550
proximity effect, 508-525
transformer basics, 146-149, 501-505
transformer design, 565-583
Magnetizing current. 147-148, 502-504
Magnetomotive force (MMF)
defimition, 491-492
magnetic circuit, in, 498-499
MMF diagrams, 512-514
Majority carrier devices (see atso MOSFET, Schotky diode, 74-75
Matrix converter, 72-73
Meal length per turn ( $M L T$ )
definition, 543
fertite sore tables, 864-867
Measurement of ransfer functions and loop gains (see Experimental techniques)
Middlebrook's extra element theorem (see Extra element theorem)
Minority carrier devices (see calso Bipolar junction transistor, Diode, Gate turn-off thyristor, Insulated-gate bipolar transistor, MOS-controlled thyristor, Silicon controlled rectifier), 74-75
Modulation index, 689-690
MOS-controlled thyristor (MCT). 91-92
MOSFET
body diode, 67-68, 78-79
conduction loss, modeling of, 52-56, 204-213, 816819
construction and operation of, 78.81
on resistance, 52-56, 78-81
switching loss owing to $C_{d s}, 98-99,765-768$
as synchronous rectifier, 73-74
terminal capacitances, 80-81
typical chatacteristics, 80-81
zero-woltage and zero-current switching of, 721-726, 765-768
Molor drive system, 8-9
Multiplying controlier (see also Average cument con-
trol, Current programmed control), 648-659
Multi-tesonant switch, 784-786
Negalive feedback (see also Control system design) cffects of, on network transfer tunctions, 334-337 objectives of, 187, 331-334
reducion of disturbances by, 3.35-337
reduction of sensitivity to variations in forward gain by, 337
Nonlinear carrier control, 659-663

Nommimum-phase zero (see Right half-plane zero)
Output characteristics
of the parallel resonant converter, 750
of resonatut inverters, 727-729
of the series resonant comerter, 747-748
Overshoot, 346-347, 348
Parallel resonant converter
analysis via sinusoidal approximation, 718-721
dependence of transistor current on load, 730-731
exact characteristics
continuous conduction mode, 748 -75।
control plane. 751
discontinuous conduction mode, 749-751
oulput plane, 750
introduction 6, 705-706
Permeability
definition, 494-495
of free space, $\mu_{0}, 494$
relative, $\mu_{r}, 495$
Phase asymptotes
of complex poles, 284-285
inverted forms, 278
of real pole, 272-274
of real zero, 275
of RHP zero, 276
Phase control
of tesonant converters, 705
of three-phase rectifiers, 617-622
of zero-voltage transition de-de converter, 791-794
Plase margin
vs. closed-loop damping factor, 342-346
input filter, uthdarnped, elfect on. 390-391
stability test. 341-342
Poles
complex. Bode plots of, 282.286
the low $Q$ approximation, 287.289
real, Bode plots of, 269-274
Pot core data, 864
Powdered iron, 445, 507
Power factor (see calso Total harmonic distortion, Dis.
placement factor, Distortion factor)
definition of, 594-598
of bridge rectifier, single phase, 597, 610-613
of peak detection rectifier, 597
of phase-controlled rectifier, three phasc, 616, 619620
Power sink element (see Power source clensent)
Power source element
in averaged switch models
current programmed mode, CCM. 454-457
current programmed mode, DCM, 475-477
discontinuous conduction mode, 414-420
defintion of, 415-416
ia ideal rectifier model, 638-640, 646-647,650, 666, 668-670,686
linearization ol, 383-384, 423-424, 457, 668-671
in loss-free resistor model, 416-417, 639-640
properties of, 415-416
in switched-mode regulators, 383-384, 455, 665-666
PQ core data. 867
Proximity effect
conductor spacing factor $\eta, 515$
interleaving, effect on, 520.522
layer copper loss, 515.517
Litz wire, effect of, 522
MMF diagrams, 512-514
PWM waveform harmonics, $522-525$
simple explanation, 508-512
transformer design procedure, accounting for, 572
wiuding loss, total, $518-520$
PSpice (see Simulation)
Pulge width modulation (PWM), 4-6
modulator ac model, 253-255
operation of modulator, 253-255
spectrum of PWM waveform, 188-189
Push-pulf isolated converters
based on boost converter, 167-168
based on buck converter, 159-160,441
Watkins-Johnson converter, 167-168
$Q$ factor, 283-286
canonical model, predicted by, 300
closed-loop, vs. phase margin, 342-346
of the CCM buck, boost, and buck-boost converters, 300
graphical determination of, 307, 310, 312, 314
the low $Q$ approximation, 287-289
vs. overshoot, 346-347
of parallel resonant circuit, 309-310
of series resonant circuit, 305-307
Quasi-resonant converters (see aiso Multi-resonant
swith, Quasi-square-wave switch)
zero-current switching de-de
full wave, 779-781
half wave, $768-779$
zero-voltage switching $\mathrm{dc}-\mathrm{dc}, 783-784$
Quasi-square-wave converters, 787-790
Quasi-static approximation, 653-654
Quiescent operating point, 190-[91, 198, 2205
Reactance graph paper (see Impedance graph paper)
Reaclive power
definition, 598-599
in harmonic trap filters, 628
in phase-controlled rectifiers, 619-620
Reciprocity relationship (see also Extra element thenrem), 736,845
Rectifiers (see atso Ideal rectifiers, Low harmonic rectifiers). 1
energy storage in single-phase, 663-668
high quality, 589
ideal, 637-640
line-commutated
phase control of, 617-622
single-phase, 597,609-615
three-phase, 615-617
three-phase transformer connections in, 628-630
twelve pulse, 628-630
in resonant dc-de converter, 711-713,718-719
Regulator system (see also Control system design),
187-188, 331-334, 665-666
Reluctance, 498
Resonance
Bode plots of complex poles, 282-286
damping of. 391.398
graphical construction examples, 305-3[3
harmonic traps, 622-628
the low- $Q$ approximation, 287-289
parallel resonant network, $309-310$
series resomant network, 305-307
Resonanl converters (ree also Quasi-resonant convert-
ers, Multi-resonant converters, Quasi-square-wave
converters, Zero voltage transition converter), 705 -
752
analysis of, via sinusoidal approximation, 709-713
LCC, 705-706, 731-733, 737-740
parallel, 705-706, 718-722, 731, 733
resonant link, 707
serics, 705-707, 709.718, 722-726, 733, 741-748
Resonant inverters, design of, 726-740
LCC design example, 737-740
output characteristics, 727-729
transistor current, dependence on load, 729-733
ZVS boundary, dependence on load, 734-737
Resonant link converters, 707
Resonant switches (see Quasi-resonant converters,
Multi-resonant switch, Quasi-square-wave converters)
Right half-plane zero
Bode plot on, 276
caused by ituput filter, 390
physical origins of, $300-302$
Ripple, switching, $15-19,108-110,188-190$
Root mean square value
of commonly-observed converter waveforms, 805 -
812
vs. Fourier series, 593-594
of near-ideal reclifier currents, table ot, 677
of near-ideal rectifier waveforms, 67,3-678
Rotation of three-teminal cell, 137

Saturation
of inductors, 497-498, 501
of magnetic materials, 494-495
of transformers, 152, 503-504
Schouky diode, 74, 77
Semiconductor conduction loss
boost converter example, $52-56$
ituclusion in ac model, 204-213, 221-226, 242-244, $816-822$
with synclaronous rectifier, 73-74
Semiconductor cost, 173-174
Semiconductor power devices (see also Bipolar junction transistor, Diode, Gate turn-off thyristor, Insu-
lated-gate bipolar transistor, MOS-controlled
thyristor, Schotky diode, Silicon controlled recti-
fier), 63-102
charge control of, 74, 76, 81-84, 94-95,94
conductivity modulation, 74
majority vs. minority carriers, 74
realization of switches using. 63-74
SEPIC (see Single-ended primary inductance converter)
Series pass regulator, 4
Series resonant converter
analysis via sinusoidal approximation, 709-718
dependence of transistor current on load, 733
exact characteristics
continuous conduction mode, 741-743
control plane, 746
even disconlinuous conduction mode, 744-745
odd discontinuous conduction mode, 743-744
output plane, 747-748
introduction to, 705-707
subharmonic modes in, 717-718
zero-current switching in, 722.723
zero-voltage switching in, 723-726
Silicon area (see Switch stress)
Silicon controlled rectifier (SCR)
construction and characteristics of, 88-92
equivalent circuit, 89
inverter grade, 90
Silicon steel, 495, 507
Simulation, 813-842
4с, 825-827, 829-831, 837-839
averaged switch models
basic CCM, 815-816
CCM with conduction losses, $816-818$
combined CCM/DCM, 822-825
current programmed control modeI, 834-837
dc, 818-819
examples
boost rectifier, 832-834
buck-boost transient response, 819-822
buck curtent programmed control, 837-839
buck voltage regulator, $827-831$
SEPIC de conversion ratio and efficiency, 818 819
SEPIC frequency responses, $825-827$
transient, 819-822, 830-831, 833-834
Single-ended primary inductance converter (SEPIC),
35-36, 145-146
averaged switch model of
continuous conduction mode, 228-233, 825-827
discontinuous conduction mode, 418-420, 825877
conversion ratio $M(D), 145-146,420$
inverse of. 145-146, 168-171
as low-harmonic rectifier, 645, 676-677
simulation of, 818-819, 825.827
transformer isolation in, 168-171
Single quadrant switch
definitions, 63-64
implementation, 65-67
origins of DCM, 107-1 12
Sinusoidal approximation, 709.713
Sinusoidal PWM, 689-690
Skin effect (see also Proximity effect), 508-510
Slope compensation (see Artificial ramp)
Small ripple approximation (see also Averaging)
in ac modeling approach, 192-193, 218-219
and average power loss, prediction of, 55-56
boost cxample, 22-27
buck example, 17-18
Ćuk converter example, 27-31
definition, 15-17
in discontinuous conduction mode, 112-114
failure of, in two-pole filters, 31-33
Small-signal ac modeling
via averaged switch modeling, 226-247, 410-433, 454-459
via circuit averaging, 226-235
of CCM converters, 187-264
of current programmed converters, 449-480
of DCM converters, 420 -433
of low harmonic rectifiers, 668-673
via state-space averaging, 213-226
Snubber networks, 85, 92,97, 764-765, 767

Soft switching (see also Zero current switching, Zero voltage switching), 761-802
Spacecraft power system, 8
Spice (see Simulation)
Spreadsheet design of converters, 174-176
State equations of a network, 213-216
State-space averaging, 213-226
discussion, 217-221
example: nonideal buck-boost converter, 221-226
summary ol result, 216-217
Steady state
inductor current waveform, 18-22
operating point, 190-191, 198.217
Subharmonic
modes of series resonant converter, 717-718
number $5,740.741$
Switch
averaged modeling of, 226-247, 410-431, 454-459
current-bidirectional two-quadrant, 67-70
four-quadrant, 72-73
ideal SPDT in converters, 4-7, 13-14, 16, 22, 27
ideal SPST, 63-64
passive vs. active, 65, 90
power dissipated by ideal, 5,14
quasi-resonant, 781-790
realization of, using semiconductor devices, 63-74
single-quadrant, 65-67
synchrowous rectifier, 73-74
voltage-bidirectional two-quadrant, 71.72
Swith conversion ratio $\mu$
boost converter example, 778-779
combined CCM/DCM model, 822-824
dethition, 770, 823-824
of multi-resonant switch, $784-786$
of quasi-resonant switcles
full-wave ZCS, 780-781
full-wave ZVS, 783
half-wave ZCS, 776-779
half-wave ZVS, 783
of quasi-square-wave switches, 787-790
Switel network, 227, 235-241
boost, 235-239, 241, 424-425, 816
buck, 239-241, 424-425, 454-455, 816
gencral wo-switch, 228, 230, 233-235, 241, 410-$411,416,473-474,815$
Switched mode, 3-7
Switching frequency
converter efficiency vs., 100-101
definition of, 14
transtomer size vs., 576
Switching harmonics (see also Ripple, switching), 5-6
removal of via averaging, 188-190

Switching loss (see also Soll switching, Zero current switching, Zero voltage switching)
averaged switch modeling of, 244-248
with clamped inductive load, $93-96$
and curent tailing, 94-96, 768
and device capacitances, $98-100,766$
and diode recowered charge, 96-97, 99-100, 763-765
effect on converter efficiency, 100-101
and ringing waveforms, 98-100, 763-767
and stray inductances, 98 -100, 764, 766-767
Switch stress S, 171-174
Switch utilization $U$, 171-174
Synchronous rectifier, 73-74

## Temperature rise

in a converter, 2-3
in magnelics, 864
Thyristor (see Gate turn-off thyristor, MOS-controlled thyristor, Silicon contralled rectifier)
Topologies of converters (see also Buost, Bridge configuration, Buck, Buck-boost, Cuk converter. Forward converich, Transformer-isolated converters, elc.)
Cascade connections, 134-137
Converter synthesis, 143-146
Differential connection of load, 138-143
Evaluation and comparison, 171-176,676-678
Inversion of source and load, 132-133
Low-hamonic single-phase rectifiers, 640-648
Resonant converters, 659-664
Resonant switch converters, 781 1-790
Rotation of three-terminal cell. 137
Transformer isolation, 146-171
Total harmonie distortion (THD)
of current-programmed rectifiers, 655-656
definition. 596
vs. distortion lactor, 596-597
IEEE-519 limits, 604-605
of peak detection rectifier, $597-598$
of single-phase bridge recuiliers, 597-598.610-615
of three-phase bridge rectifiers, 615-617,619
Transfer functions (see also Bode plos)
of the buck, boost, and buck-boost converters, 300
of current programmed converters, 453-4,44, 470-
473, 837-839
of DCM conventers, 427-433, 830
graphical construction of, 302-317
input filter, effect on, 379-392
of low-hamonic rectifiers, 668-673,
measurcment of, 317-318
prediced by canonical model, 248.250, 300
simulation of, 825-831, 837-839

Transformer connections in three-phase rectifiers, 628 630
Transformer-isolated converters, 146-171
boost-derived topologies, 165-168
Ćuk converter, 170-171
evaluation and comparison of, 171-176
flyback, 161-165
forward, 154-159
full bridge buck-derived, 149-152
half-bridge buek-derived, 152-154
maltiple outputs and cross regulation, 147
push-pull buck-derived. 159-160
SEPIC, 168-169
transformer model, 147-149, 501-505
use of volt-second balance in, 148-149, 151-152
Transformers
$B-H$ loop in, $148,503,528$
design of.
derivation of procedure, 565.570
examples, 573-580
step-by-step procedure, 570-573
winding area optimization, 545-550
Alyback transformer, 161-165
leakage inductance, $149,504-505$
magnetizing inductance, 147-149, 502-504
modeling of, 147-149, 501-505
SEPIC transformer, 168-169
volt-second balance in, 148-149, 151-152
Triplen harmonics
in three-phase four-wire networks, 600-601
in three-phase inverter modulation schemes, 690
in three-phase rectifier circuits. 6[5-616
in three-phase thiee-wire networks, 601
Twelve-pulse rectifier, 629-630
Two-quadrant switches (see Switch)
Universal-input rectifiers, 665
Variable-speed ac drive, 8-9
Voltage conversion catio (see Conversion ratio M)
Yoltage injection, 364-367
Voltage-source inverter, 70, 142-143
Volt-second balance (see Inductor volt-second balance)
Watkins-Johnson converter, 145, 167-168
inverse of, 145
isolated push-pull, 167-168
Window area $W_{A}$
allocation of, to minimize tolal copper loss, 54,5-550
definition, 542
ferrite core tables, 863-867
Window utilization factor $K_{u}, 542$

Wire area $A_{W}$
inductor design, 542, 545
American wite gauge (AWG) table, 868-869
Zero-current switching (ZCS). 708
in quasi-resonant converters, 777-778
in quasi-square-wave converters. 787
in series resonant converter, $722-723$
ZCS/ZVS boundary, 734-737
Zero-voltage switching (ZVS), 708
in active clamp snubber, 794-796
in auxiliary resonant commutated pole, $796-797$
design of LCC resonant converter to attain, 739
ol diodes, 763-765
of IGBTs, 768
in $L C C$ resonan converter, 734-737
of MOSFETs, 765-768
in multi-resonant converters, 784-786
in quasi-resmant converters. 783
in quasi-square-wave converters, 787.790
in series resonant converter, 723-726
in zero-voltage transition converter, 791-794
ZVSIZCS boundary, 734-737
Zero-voltage transition buck-derived converter, 791794

